From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from NAM02-SN1-obe.outbound.protection.outlook.com (mail-sn1nam02on0068.outbound.protection.outlook.com [104.47.36.68]) by dpdk.org (Postfix) with ESMTP id CC4637CFD for ; Thu, 15 Jun 2017 11:00:33 +0200 (CEST) Received: from CY4PR03CA0097.namprd03.prod.outlook.com (10.171.242.166) by CY1PR0301MB1195.namprd03.prod.outlook.com (10.160.165.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1157.12; Thu, 15 Jun 2017 09:00:31 +0000 Received: from BN1AFFO11FD042.protection.gbl (2a01:111:f400:7c10::160) by CY4PR03CA0097.outlook.office365.com (2603:10b6:910:4d::38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1178.14 via Frontend Transport; Thu, 15 Jun 2017 09:00:30 +0000 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com; Received-SPF: Fail (protection.outlook.com: domain of nxp.com does not designate 192.88.168.50 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net; Received: from tx30smr01.am.freescale.net (192.88.168.50) by BN1AFFO11FD042.mail.protection.outlook.com (10.58.52.253) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1157.12 via Frontend Transport; Thu, 15 Jun 2017 09:00:30 +0000 Received: from b27504-OptiPlex-790.ap.freescale.net (b27504-OptiPlex-790.ap.freescale.net [10.232.132.60]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id v5F8xWSg012830; Thu, 15 Jun 2017 02:00:27 -0700 From: Nipun Gupta To: CC: , , , , , , Nipun Gupta Date: Thu, 15 Jun 2017 14:28:48 +0530 Message-ID: <1497517136-11824-13-git-send-email-nipun.gupta@nxp.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1497517136-11824-1-git-send-email-nipun.gupta@nxp.com> References: <1495735361-4840-1-git-send-email-nipun.gupta@nxp.com> <1497517136-11824-1-git-send-email-nipun.gupta@nxp.com> X-EOPAttributedMessage: 0 X-Matching-Connectors: 131419908307730907; (91ab9b29-cfa4-454e-5278-08d120cd25b8); () X-Forefront-Antispam-Report: CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(336005)(39410400002)(39850400002)(39400400002)(39450400003)(39840400002)(39860400002)(39380400002)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(9170700003)(77096006)(4326008)(189998001)(36756003)(5003940100001)(6666003)(6916009)(85426001)(2950100002)(86362001)(50986999)(76176999)(5660300001)(50226002)(8936002)(81166006)(8676002)(356003)(33646002)(106466001)(2906002)(105606002)(2351001)(305945005)(50466002)(48376002)(104016004)(47776003)(110136004)(38730400002)(54906002)(5890100001)(498600001)(53936002)(8656002); DIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR0301MB1195; H:tx30smr01.am.freescale.net; FPR:; SPF:Fail; MLV:ovrnspm; MX:1; A:1; PTR:InfoDomainNonexistent; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN1AFFO11FD042; 1:SCvsHVoWQU+5mlorKZe7pc3UbaLQZ0259ddfJ1diPjDkILpEyLO/3Hkuw+0/t5Am4Mx7t47+lbmwSwjzgqdN5/EA16LhbZoPqPQH5oeKBarZmhMPrJl6zVVqZsGCshoq6Uyw3+dJgeaonUtJ7DPOmGFrQC57K4olcfyXCdCqrNyBgISgx1nyuCstS4ttyctn/mEPoC5DfFueT1s86aS1sAxhEIEI7moc8VggA+ZQMg1MDcRR4X319NcAn4DSKkuvFbteJ8u+epWijsV/NrYYFUacjB80Of2Yv40NCA7cijgyZhEq29Jn+1LWfOWC/6BxstM2rU5a8pDUi0guMHS7ddcGBgkkoldxnyO4z3MxDyKOQXw8i6WK8UPJBen4AuQoCG2dKg375sXtUDKvUZJ0l5SrxR2DZ/JqCuOK7cC0D2wyt7EXgUGJB/tgi2Dqq2viQJ0c3boNLetAjhX29XS0zpz89pn5XGKVbSYIbZmeIapeqjIu2XwxfbVJFGGe5rIL0JqIjZlNgX3FtOUB6N8MuT/iEPe40694lqFxIlXLgVyP08sowmW+lK7V9i4luHHen6wWjmONUuBqp7jofzg8kbLEHYhzrJazZ8w5RYko/gzf7udBbLv54t+UbtmEMbzV/By2te/AEwXDQgyuoW1TUEFaZxfCoyhFoQ9bgHtJ/8SWk0GdoQutnvbhKwsUs84mHt8bz4cTJsBcycAEEcwIMWE5Ej+SG966s+JP8lAMj8Y= MIME-Version: 1.0 Content-Type: text/plain X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY1PR0301MB1195: X-MS-Office365-Filtering-Correlation-Id: 22890e70-3b35-4964-607a-08d4b3ccf98d X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(201703131430075)(201703131517081); SRVR:CY1PR0301MB1195; X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1195; 3:Ssl0Ht55zncgVnp4iGC2sZR6LwkQE3lOKCVMo4UsNUcl5PYZ3aEnyCpd/RltajtSc3vOJZ14OylxssgPKT3OjDXYtu4u5whWJdZj32qmXwWDkaNqRF+mrLoy6OjGRgKoWbM/CIG9NrUsVZ8A2TAGtj99mo3ZT6K/eSl3VNWXRqALQPG0M9LcJYpvh01uREAKtvjmPBrUAuq4w8fu958eFfdSqBtQEjCmUxSdh7wQtTNMadR1kwVJyEir3PoLUKFrgRQlRjMQVST97/Qic5x48WsHHyq+DoonmijlAD6zw1p+AEFoY/8yqIIbGa38j92KXx2R2m8zN0505nOJl47w7CqozEsOzRlSk1v3TD2nYWH+8pjn8V+4u4pEcL+Bif/7rp1r6EguZm8++kNd3ctpakQVHbkZ8TNX8YWuveAq/B0bsgwb1iu6gM2X1i8MOBQ7; 25:XElfoVRLmEcabKajaXTFT152IisHSJRGegOs5ylEJ1G0Ydgri3N8lDbEssBbH/gfA8y++JN1bmHSIod8riCPQJNpn5yLqlYanZKqyDop64dXt82nH6ou7t6y/XdgQlwCJbVRrJ+TKFRExXflOgIvdSEIV/tf7gvDC7GAS8QCDvCQ1JsxmrIl+9YL/aPggpBmleG89Dp0Gx3+tG32IesKEEoekPSZNvecH4HUBTpquWu++rRo7NQAqqtU4oI7EZI2i9GT0gKYFtixib787rJqf1g1hjNXLcdo1YTLyqwilNO9fyNDTcd/Q6NvnPdXqLRrUqK2QE5Vg/l9hHP9NQ0AlGToroQW/HR+vONvpJSsflZ8dE2GY34+TWOCYKUE9f9mYg9pmRNcYrf7BnZ2BHBwylYUMCiKM+8BpjvO8UIi84J8NJRUrHmpQyc0d+q6XRxuk5P5IWkJvWpVL6hdqM5q/ecgpJwzxAoGWUFwJ/cQg08= X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1195; 31:3vHFmtOUKf/76lvjHeU/UFf4CBOoOyyXrtaVOB/wP1Z3hMgrWanhjpq3JjUAka8ScvPZs3Lsmvy+iHCuZBpppxjEQm+OE6uZInyuCRUu2sxub7lCVGRqP1w4Po2bXnNnHp8+dN9GogsMmn60uFc1t8E/8b1RJKM82Bn94cGIto0dkJemH1vHJsWxnaV0ALJOr7cQWFo4ZE+qMp0bOqDm3o0s5ZlqPrCa1PjFAeuwqPruQ5hXkvMGhex1+9/NUAHbmKSbCBJK1k+kHxOCnQQwog== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(601004)(2401047)(13018025)(8121501046)(5005006)(13016025)(93006095)(93001095)(3002001)(10201501046)(100000703101)(100105400095)(6055026)(6096035)(20161123565025)(20161123556025)(201703131430075)(201703131441075)(201703131448075)(201703131433075)(201703161259150)(20161123559100)(20161123561025)(20161123563025)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:CY1PR0301MB1195; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:CY1PR0301MB1195; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR0301MB1195; 4:/2fcV1kozUV4ORjE/8uImV32rGXfN0r3lp7HBYs9?= =?us-ascii?Q?UTh4GK49WtllYmklz6fElhIq9ZBO43L6FgXa9r21UQ2vMG3++p6/lLvGLHNU?= =?us-ascii?Q?ck5Qu/d1OdEXRmPybnIJ5GobVjCbrSdLMfYHBKtYvv/0KIxhA5LFOt7hPDp/?= =?us-ascii?Q?C/nPhOAJDEx7QbbISeUUeJQNKxEEDbapy7zdtj9QQ5DT6300DkGGnLjCWrJ5?= =?us-ascii?Q?VFCjoJrGhdfOb40Kh8tcz41fYVyspM2F0Twnc8BqIddT/xENx8IA/u2HUVWW?= =?us-ascii?Q?bs4TvtgB/T/ECUMXbU2Gy00E2CFWj60Wf6mzbTm+taDGVhBopG+z4N/GMg5g?= =?us-ascii?Q?SDpLdXAHO648drI5dqOMxRvlqNbRdY/tLQdtv6xVUCrC7Ji3TXvYSvzt7sgT?= =?us-ascii?Q?LRZdQySJigiIRtrMIC6v983WFwwEozwNZ6fECgRjCnSssxt785fYWXi1Fs/e?= =?us-ascii?Q?1T1Jyn2CL3Qys6z9jk1s/KU5sBEOcDZvn7857asiqZJuQiD1pR8vpuVf0OZQ?= =?us-ascii?Q?coIHhgb2PbLgK9YYhEEu9BjZjIxXrGRNyXdcd3R24ggaA0TAlaJyrHN2+275?= =?us-ascii?Q?79aVuQPWp6psJ9urQ9y2BdxkVldx/qvlqmynC//rzUNJJIKCOBfbZjet9ICO?= =?us-ascii?Q?P5n9yA3VmhCOP83yY1zvm5pE6OWjX+agME29jshx6qOeDIdwQGgQbwREckzj?= =?us-ascii?Q?lBMCZ3k7/hHhFxm+Go7Om1oXM8o3hdewTn7yLIWvOx+bva4JtISZbkcFVm4f?= =?us-ascii?Q?gR574pljb1hLt6EC2DkJaxUsf5rVbyqnfKO5pqd37ooH8lGS1GS4KJ1au2vi?= =?us-ascii?Q?CkGjQtQk5ubArpq8CpZtV++h9TWpovBJ6xScwN8zyTR788DwG+UIbX6gR/+b?= =?us-ascii?Q?z+qiKZtXEU2t6Vh513SOb8Gff0ECm3LRK6ghyXdDc8EVyDwhiBLM894YZ++8?= =?us-ascii?Q?Vw/waKcJaP5mRZqYPKCqYxBaYv37fHCObbNONiI65J+UpFD1NPEEsFJ+O4nV?= =?us-ascii?Q?vM7zz41ph+WIPEi70odIEt8Cf9o4VMGKGOJFXumY2094ah145ONIjVGtCg1r?= =?us-ascii?Q?w4iOgu/ucXInWprAy5hxvphVlHf/up1SezT7v6Vno6txUQgqm85Hy2i3wJ2d?= =?us-ascii?Q?IEu8PNK7ax14CQXW0XzXwO70Ezgm0Lpu2Jh9Ax2i2gWdZmxrnoKcpWnm6rGh?= =?us-ascii?Q?bYUi3FNBgvgKp+eHaO3gA0Pg570oGxvGtkWBlJRX/AOLKsbSLqFJ2AZQQ3cW?= =?us-ascii?Q?Ok/l98QI0o687Lo2aMK5qNXUJsFzLKECyYllj9QY?= X-Forefront-PRVS: 0339F89554 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR0301MB1195; 23:0GYSRwL2rP19/JDMUWMt9yFYz3/vOZoV0TtaDjf?= =?us-ascii?Q?vaBl92/ktTzIHRdgsqwzjaAc1XfLgBMxiGPeb4rkBVZmnPushyvEVwPgVxEf?= =?us-ascii?Q?CkLi7yIUR6DFd6/PJ0NOaC/ZHt7gfhd/ea8tJnqZSV24ZCrA/Tw+1KuBKGSF?= =?us-ascii?Q?rQML43tPQRsD515Hgv12WD9aR7RtyeoCePtOGm3ENCVV1v/cPB3Pf/uzkyO4?= =?us-ascii?Q?XcFeiyWoJrJt6CMM+lCfjeOuqHDm/4qKgLeBGZZhG6emWgLOBWHJcuLLyJiG?= =?us-ascii?Q?WDbwK0e4D11eWgU1YoQwmdipdxt0kW5b+TVCKPhO+ht57xmRWmfPfI6GFuf+?= =?us-ascii?Q?+1zrmcMRMMIthcKp439xEielj/zi72AsRBYvixTqwRf3b2Mic50Pg/lAJPqN?= =?us-ascii?Q?CmvbXJ9BzgBXfM3gxtIuu55fOCSMUXjI1IPW+0hI/ZWCVpB3Qo9QcUUqg6Q/?= =?us-ascii?Q?uJtG1UcjzA6Q7vin/+9HdwXt9diC6GX/BapT3qT3lnyvKWyfLSBFxTOgIHhT?= =?us-ascii?Q?AT4zn2irgVk9u13u02QotzdHAbpD1lOCKLQYLdHyovqmmAhoZvhSqbIsVkkI?= =?us-ascii?Q?EuOky+rZqqlNUbcFKaJTh3XYqmQdwWoyuOy2lzMn9V5OP7Zn6tUmEqfkexM5?= =?us-ascii?Q?zRry/CppfyWg1dExoq+nFNAOUK6WFsdTNT0Qqg8KuwlDtIR5fWoPOaJHqS80?= =?us-ascii?Q?/NCf85ZZ0jMcic6eEDdW2SnoqUG3BbVQW8vxQgpXvuUjk7p0qku8gxW5vtxu?= =?us-ascii?Q?bg6vUl3OxFm2qG/8l8V2Ppwvd7GAzATuDa7RzYqj3TuOwdKpkbXtFKTxNGBm?= =?us-ascii?Q?Iynnt4HVvthGU/jKp8b5A1Hi2RE7YIOmgcsx7BG0pUaf0YoPNcl4UJq2iWzY?= =?us-ascii?Q?Pm9omUim/2uSD1OWI9Jsh7W7hZHiMgpCyoDI+jObJcQXGIQzxFOrbP4yBBzr?= =?us-ascii?Q?oNIulpcVyTIhnA7459X31UjeY7DERDSzlbwg3oYtDGICEsSYJf1q5xkTOQSZ?= =?us-ascii?Q?2gTwPR69r1OMYZR4fVfbwl6FF5af0cnGwojv/Ip6jVDD0O8hOuTLXITaIn2B?= =?us-ascii?Q?EScYPwar1Jjov64v+UfdW9gfSZ2SJicYbNJVxmEAJFTguhruhIjiItSCR+50?= =?us-ascii?Q?j5qxOO3n5PsV98AUoh5eB3ea1Dw0+uUBSz7l3lHiBUoXyULsacyBntyTuHqZ?= =?us-ascii?Q?9szF/ouNIYYm53n5qVfds/l3WEmnuJmNr8i7j7bMt9E5MT/iA41USO9Z4tYc?= =?us-ascii?Q?xePitC/q/M5vdQJ7aYxLQKtl7BCiZS3ziUZGLsNEd?= X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR0301MB1195; 6:6pGzPEMs6O8pmHu6zhWr4IibPaF2S9eFOQOQ3zjo?= =?us-ascii?Q?IEQ2iMZYBoKh/BalyxHE0u69J0zwk+TmYlY/kHEk+y1RXcJnT/Wr9fiC2AAW?= =?us-ascii?Q?RuQlQ3yBfb1HZg3NZNotWeR5gQYL5dqPxTm6TNZJEeEv7GkP/dgzuBUcklbd?= =?us-ascii?Q?Vhe6eWvHAoycp3oIvTpmrSczyB79yRGX3VsfHAJT2wfXMfwlAbmQDBvCZUR+?= =?us-ascii?Q?j1/FPE/J0pnpjYuPOkBtfg7j038Ggt8VAiPUmgCB07YlOYSrIs7n4hRFVEE5?= =?us-ascii?Q?lSJ3mB1o8sVSkCokXzJohgu5A8cNWxCxXTa9RT7DEQEWhxFh1CCVR7ZOoCs+?= =?us-ascii?Q?pZd7Vvqe9ni6VKUOYfFGTmvAOaX16DiMTz9i3tZcbJmntVQVqtiz+oQJFTFy?= =?us-ascii?Q?LVPqckzyUzWejpdvA7L/M4XenZNWewDEn53GL9mBs09wVgOnazGyedo33d/f?= =?us-ascii?Q?LR5Z7ohUoj8Feoey6AQ2tfg7fHYgYBtYxasiQkSinb+RIYT7xxOzTCkBn269?= =?us-ascii?Q?FfLhrvXAHF8LcNj+Axc/TtrsBD4SO8BzNy1TLBTgN/U6EHczDjAbwNEVlS/w?= =?us-ascii?Q?idm9+Px3jnO59Uo2neV+jOfqBtaLH04prkRvTQcLlpHB+A81LRImSc3wIkAY?= =?us-ascii?Q?bSBIFqsavJ6eMnvRQXJKwaEO1Zl1pyxeT0vupMHOt2iLRMmnf5h8gYuzPeZW?= =?us-ascii?Q?tLET97Gco7fCL2sPT3FCDTf4HVqmKwU3sG9v2Lcelo8R52LAoeuyeVvbu7DI?= =?us-ascii?Q?X0G6duKztoDCDK1zCYb3xDNPBHGR6h/P8Iq+qPxbF7Ayn/CRVPtEL7qKV6e4?= =?us-ascii?Q?gSPUoxeR1iUDeTR4S1bP4PcSAbBXzNnOBFt08hQnrrAI4FreCY99n5ufrOX4?= =?us-ascii?Q?y9hUfFg17zh8aZPTkwcdPeuozcr2hJ/mjW/uQ/zwgAPd3BMcjmcaGboJv3h4?= =?us-ascii?Q?EYjiY1hchKJ9/mfpQ7LfqNE7Srl/Kp1kehnYTe70TQ=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1195; 5:lQSKYVr7fn7Ihou08mNx9JtH7FrtIDQmwS3+b6JeGeOy6TSO7mAltjSNbBItdueq2xQpBMpZ0TKBwaJTqW0xwAe+swOlxvfeRgbvlDzwgAspbSoxiUACVDJSxVW/BqA17Zz+ynh8o55wK285XaG52Tl6gSUTWiT+nkIcKYAcMwMNXDDYpwb8rEPHvepXNmctB6/WJwersKNkDSztCoV5612T7BV7SxOpkLv8gmfv2nF26daAnqC2U7d/9uS7iZZgg+mjBZXZ4XCmKwCmknIxlGKxw39GN4hyrQ/Du/w+By4sVmEMLK8VLENKob/1TVuuERoJUJm0ZCkGNBL30ezktnFPQT+XRC+KrfJqJ1pi2idNy1CnF5nxugvCjW2i6hcNqdp+UBQKjL/5S+kXGoEP5KYeFxKVYUAIxI4iPDWOM5jZ2kg8l5bxh37K0FZmqbd7arML1vwM0SLXsHNUfykWefqZerEz/3VwX/vIMk2t3FaR6VJ3FxCbKt/9D17oh71BpDeDPjbB1GqSTxgIsO6YKw==; 24:FOOAm5P9oWtNozr/xwgVd/Rp2Q/eWWGRSyB/PPAdPEfaACRzG1N1PCJdxVx8yi5Hobi2Tn8zXC/SJmqZ0a3h+kdul92oT/Fo/W0P2s5bSRI= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1195; 7:Sf5xmFXAV+GyRq5FZfIWzqmN5WXWC6nt6YpnxdoQUad3WV/VaO0d6E4MJQiJF5NciPxVdD2kCf1dHzoitClUJLYqN/R0+5ZduUWpf7RVjyYPNYg/I7uH46xZELgNhjFwY8Raa/vxXOIHowH8+G7ETTO4Fk0wMVx3rCISUXLwlpKseFdENeyHAsqs3R6WEIN4vzivFUiruIA0zs1QekA0ufCMQNwtGc+I/k1rdfx31+/d9JUGVw/kPNegLBfX5YCDJ/gpBUMUX7CPuS7FN0SeLcGwgWAI7cAvigJfWYgsIbkPwNYr/adBoEh8i6woqD9toRfUJedbI3nyJ7c1a9R80sLBJhAsaHw+sqTkurbMl6aENMGbwhjCUTPC5sCEtq41RmRgtRQZB9QX88AITO1mLRKgbKjgJBLN62qUDdyTiuUtvXFvyltJ2PjHGuMzSpkAhl9szqpMP0qwjNfJ1xO8mw6oiZiWZgNKVxiHRmeXwiOtkO7Z+z9xLbF+srQkJfxG8Ec5/i64KSRTjqAW55JOfbnes6iX0HrlHycUyYQicw4ogoXUzk2e9Q6OxELyFWIff0igngTdWJ0nwWdEgL/6I63eRy8vEi+gjNQLyrukdK8WobXdJAfoNZNGbZPsefYaJFF1DNCSGIIyIXf79lxopzfkua4jaS51mlPw3DlF+qnCxZPKziIGmFW66jmRvwixU+CZ1jPD81SLuAtyWHqsnIrE1qEPdA+yqHa1n1btOawDsQM7WEBxrNs9toEfHqA3Hkg/hPsYU/gmw9zcrbQg+SVRW663ZoG2cTk9NRe+68U= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Jun 2017 09:00:30.5858 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e; Ip=[192.88.168.50]; Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR0301MB1195 Subject: [dpdk-dev] [PATCH 12/20 v2] event/dpaa2: add configuration functions X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 15 Jun 2017 09:00:35 -0000 This patch adds all the configuration API's for DPAA2 eventdev including device config, start, stop & port and queue related API's Signed-off-by: Nipun Gupta --- drivers/event/dpaa2/dpaa2_eventdev.c | 283 ++++++++++++++++++++++++++++++++++- drivers/event/dpaa2/dpaa2_eventdev.h | 22 +++ 2 files changed, 304 insertions(+), 1 deletion(-) diff --git a/drivers/event/dpaa2/dpaa2_eventdev.c b/drivers/event/dpaa2/dpaa2_eventdev.c index b8cc3f8..c00db7a 100644 --- a/drivers/event/dpaa2/dpaa2_eventdev.c +++ b/drivers/event/dpaa2/dpaa2_eventdev.c @@ -106,7 +106,288 @@ return dpaa2_eventdev_dequeue_burst(port, ev, 1, timeout_ticks); } -static const struct rte_eventdev_ops dpaa2_eventdev_ops; +static void +dpaa2_eventdev_info_get(struct rte_eventdev *dev, + struct rte_event_dev_info *dev_info) +{ + struct dpaa2_eventdev *priv = dev->data->dev_private; + + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + + memset(dev_info, 0, sizeof(struct rte_event_dev_info)); + dev_info->min_dequeue_timeout_ns = + DPAA2_EVENT_MIN_DEQUEUE_TIMEOUT; + dev_info->max_dequeue_timeout_ns = + DPAA2_EVENT_MAX_DEQUEUE_TIMEOUT; + dev_info->dequeue_timeout_ns = + DPAA2_EVENT_MIN_DEQUEUE_TIMEOUT; + dev_info->max_event_queues = priv->max_event_queues; + dev_info->max_event_queue_flows = + DPAA2_EVENT_MAX_QUEUE_FLOWS; + dev_info->max_event_queue_priority_levels = + DPAA2_EVENT_MAX_QUEUE_PRIORITY_LEVELS; + dev_info->max_event_priority_levels = + DPAA2_EVENT_MAX_EVENT_PRIORITY_LEVELS; + dev_info->max_event_ports = RTE_MAX_LCORE; + dev_info->max_event_port_dequeue_depth = + DPAA2_EVENT_MAX_PORT_DEQUEUE_DEPTH; + dev_info->max_event_port_enqueue_depth = + DPAA2_EVENT_MAX_PORT_ENQUEUE_DEPTH; + dev_info->max_num_events = DPAA2_EVENT_MAX_NUM_EVENTS; + dev_info->event_dev_cap = RTE_EVENT_DEV_CAP_DISTRIBUTED_SCHED; +} + +static int +dpaa2_eventdev_configure(const struct rte_eventdev *dev) +{ + struct dpaa2_eventdev *priv = dev->data->dev_private; + struct rte_event_dev_config *conf = &dev->data->dev_conf; + + PMD_DRV_FUNC_TRACE(); + + priv->dequeue_timeout_ns = conf->dequeue_timeout_ns; + priv->nb_event_queues = conf->nb_event_queues; + priv->nb_event_ports = conf->nb_event_ports; + priv->nb_event_queue_flows = conf->nb_event_queue_flows; + priv->nb_event_port_dequeue_depth = conf->nb_event_port_dequeue_depth; + priv->nb_event_port_enqueue_depth = conf->nb_event_port_enqueue_depth; + priv->event_dev_cfg = conf->event_dev_cfg; + + PMD_DRV_LOG(DEBUG, "Configured eventdev devid=%d", dev->data->dev_id); + return 0; +} + +static int +dpaa2_eventdev_start(struct rte_eventdev *dev) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + + return 0; +} + +static void +dpaa2_eventdev_stop(struct rte_eventdev *dev) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); +} + +static int +dpaa2_eventdev_close(struct rte_eventdev *dev) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + + return 0; +} + +static void +dpaa2_eventdev_queue_def_conf(struct rte_eventdev *dev, uint8_t queue_id, + struct rte_event_queue_conf *queue_conf) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + RTE_SET_USED(queue_id); + RTE_SET_USED(queue_conf); + + queue_conf->nb_atomic_flows = DPAA2_EVENT_QUEUE_ATOMIC_FLOWS; + queue_conf->event_queue_cfg = RTE_EVENT_QUEUE_CFG_ATOMIC_ONLY | + RTE_EVENT_QUEUE_CFG_PARALLEL_ONLY; + queue_conf->priority = RTE_EVENT_DEV_PRIORITY_NORMAL; +} + +static void +dpaa2_eventdev_queue_release(struct rte_eventdev *dev, uint8_t queue_id) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + RTE_SET_USED(queue_id); +} + +static int +dpaa2_eventdev_queue_setup(struct rte_eventdev *dev, uint8_t queue_id, + const struct rte_event_queue_conf *queue_conf) +{ + struct dpaa2_eventdev *priv = dev->data->dev_private; + struct evq_info_t *evq_info = + &priv->evq_info[queue_id]; + + PMD_DRV_FUNC_TRACE(); + + evq_info->event_queue_cfg = queue_conf->event_queue_cfg; + + return 0; +} + +static void +dpaa2_eventdev_port_def_conf(struct rte_eventdev *dev, uint8_t port_id, + struct rte_event_port_conf *port_conf) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + RTE_SET_USED(port_id); + RTE_SET_USED(port_conf); + + port_conf->new_event_threshold = + DPAA2_EVENT_MAX_NUM_EVENTS; + port_conf->dequeue_depth = + DPAA2_EVENT_MAX_PORT_DEQUEUE_DEPTH; + port_conf->enqueue_depth = + DPAA2_EVENT_MAX_PORT_ENQUEUE_DEPTH; +} + +static void +dpaa2_eventdev_port_release(void *port) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(port); +} + +static int +dpaa2_eventdev_port_setup(struct rte_eventdev *dev, uint8_t port_id, + const struct rte_event_port_conf *port_conf) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(port_conf); + + if (!dpaa2_io_portal[port_id].dpio_dev) { + dpaa2_io_portal[port_id].dpio_dev = + dpaa2_get_qbman_swp(port_id); + rte_atomic16_inc(&dpaa2_io_portal[port_id].dpio_dev->ref_count); + if (!dpaa2_io_portal[port_id].dpio_dev) + return -1; + } + + dpaa2_io_portal[port_id].eventdev = dev; + dev->data->ports[port_id] = &dpaa2_io_portal[port_id]; + return 0; +} + +static int +dpaa2_eventdev_port_unlink(struct rte_eventdev *dev, void *port, + uint8_t queues[], uint16_t nb_unlinks) +{ + struct dpaa2_eventdev *priv = dev->data->dev_private; + struct dpaa2_io_portal_t *dpaa2_portal = port; + struct evq_info_t *evq_info; + int i; + + PMD_DRV_FUNC_TRACE(); + + for (i = 0; i < nb_unlinks; i++) { + evq_info = &priv->evq_info[queues[i]]; + qbman_swp_push_set(dpaa2_portal->dpio_dev->sw_portal, + evq_info->dpcon->channel_index, 0); + dpio_remove_static_dequeue_channel(dpaa2_portal->dpio_dev->dpio, + 0, dpaa2_portal->dpio_dev->token, + evq_info->dpcon->dpcon_id); + evq_info->link = 0; + } + + return (int)nb_unlinks; +} + +static int +dpaa2_eventdev_port_link(struct rte_eventdev *dev, void *port, + const uint8_t queues[], const uint8_t priorities[], + uint16_t nb_links) +{ + struct dpaa2_eventdev *priv = dev->data->dev_private; + struct dpaa2_io_portal_t *dpaa2_portal = port; + struct evq_info_t *evq_info; + uint8_t channel_index; + int ret, i, n; + + PMD_DRV_FUNC_TRACE(); + + for (i = 0; i < nb_links; i++) { + evq_info = &priv->evq_info[queues[i]]; + if (evq_info->link) + continue; + + ret = dpio_add_static_dequeue_channel( + dpaa2_portal->dpio_dev->dpio, + CMD_PRI_LOW, dpaa2_portal->dpio_dev->token, + evq_info->dpcon->dpcon_id, &channel_index); + if (ret < 0) { + PMD_DRV_ERR("Static dequeue cfg failed with ret: %d\n", + ret); + goto err; + } + + qbman_swp_push_set(dpaa2_portal->dpio_dev->sw_portal, + channel_index, 1); + evq_info->dpcon->channel_index = channel_index; + evq_info->link = 1; + } + + RTE_SET_USED(priorities); + + return (int)nb_links; +err: + for (n = 0; n < i; n++) { + evq_info = &priv->evq_info[queues[n]]; + qbman_swp_push_set(dpaa2_portal->dpio_dev->sw_portal, + evq_info->dpcon->channel_index, 0); + dpio_remove_static_dequeue_channel(dpaa2_portal->dpio_dev->dpio, + 0, dpaa2_portal->dpio_dev->token, + evq_info->dpcon->dpcon_id); + evq_info->link = 0; + } + return ret; +} + +static int +dpaa2_eventdev_timeout_ticks(struct rte_eventdev *dev, uint64_t ns, + uint64_t *timeout_ticks) +{ + uint32_t scale = 1; + + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + *timeout_ticks = ns * scale; + + return 0; +} + +static void +dpaa2_eventdev_dump(struct rte_eventdev *dev, FILE *f) +{ + PMD_DRV_FUNC_TRACE(); + + RTE_SET_USED(dev); + RTE_SET_USED(f); +} + +static const struct rte_eventdev_ops dpaa2_eventdev_ops = { + .dev_infos_get = dpaa2_eventdev_info_get, + .dev_configure = dpaa2_eventdev_configure, + .dev_start = dpaa2_eventdev_start, + .dev_stop = dpaa2_eventdev_stop, + .dev_close = dpaa2_eventdev_close, + .queue_def_conf = dpaa2_eventdev_queue_def_conf, + .queue_setup = dpaa2_eventdev_queue_setup, + .queue_release = dpaa2_eventdev_queue_release, + .port_def_conf = dpaa2_eventdev_port_def_conf, + .port_setup = dpaa2_eventdev_port_setup, + .port_release = dpaa2_eventdev_port_release, + .port_link = dpaa2_eventdev_port_link, + .port_unlink = dpaa2_eventdev_port_unlink, + .timeout_ticks = dpaa2_eventdev_timeout_ticks, + .dump = dpaa2_eventdev_dump +}; static int dpaa2_eventdev_setup_dpci(struct dpaa2_dpci_dev *dpci_dev, diff --git a/drivers/event/dpaa2/dpaa2_eventdev.h b/drivers/event/dpaa2/dpaa2_eventdev.h index 01de73c..4027852 100644 --- a/drivers/event/dpaa2/dpaa2_eventdev.h +++ b/drivers/event/dpaa2/dpaa2_eventdev.h @@ -55,6 +55,17 @@ #define DPAA2_EVENT_DEFAULT_DPCI_PRIO 0 #define DPAA2_EVENT_MAX_QUEUES 16 +#define DPAA2_EVENT_MIN_DEQUEUE_TIMEOUT 1 +#define DPAA2_EVENT_MAX_DEQUEUE_TIMEOUT (UINT32_MAX - 1) +#define DPAA2_EVENT_MAX_QUEUE_FLOWS 2048 +#define DPAA2_EVENT_MAX_QUEUE_PRIORITY_LEVELS 8 +#define DPAA2_EVENT_MAX_EVENT_PRIORITY_LEVELS 0 +#define DPAA2_EVENT_MAX_PORT_DEQUEUE_DEPTH 8 +#define DPAA2_EVENT_MAX_PORT_ENQUEUE_DEPTH 8 +#define DPAA2_EVENT_MAX_NUM_EVENTS (INT32_MAX - 1) + +#define DPAA2_EVENT_QUEUE_ATOMIC_FLOWS 2048 +#define DPAA2_EVENT_QUEUE_ORDER_SEQUENCES 2048 enum { DPAA2_EVENT_DPCI_PARALLEL_QUEUE, @@ -78,11 +89,22 @@ struct evq_info_t { struct dpaa2_dpcon_dev *dpcon; /* Attached DPCI device */ struct dpaa2_dpci_dev *dpci; + /* Configuration provided by the user */ + uint32_t event_queue_cfg; + uint8_t link; }; struct dpaa2_eventdev { struct evq_info_t evq_info[DPAA2_EVENT_MAX_QUEUES]; + uint32_t dequeue_timeout_ns; uint8_t max_event_queues; + uint8_t nb_event_queues; + uint8_t nb_event_ports; + uint8_t resvd_1; + uint32_t nb_event_queue_flows; + uint32_t nb_event_port_dequeue_depth; + uint32_t nb_event_port_enqueue_depth; + uint32_t event_dev_cfg; }; struct dpaa2_dpcon_dev *rte_dpaa2_alloc_dpcon_dev(void); -- 1.9.1