From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <nipun.gupta@nxp.com>
Received: from EUR01-VE1-obe.outbound.protection.outlook.com
(mail-ve1eur01hn0204.outbound.protection.outlook.com [104.47.1.204])
by dpdk.org (Postfix) with ESMTP id F36F8AADA
for <dev@dpdk.org>; Fri, 20 Apr 2018 12:34:38 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
bh=qeQQV8iWj+twnJ4ARWijMjjKb3nu2I5QQcrephjnD8E=;
b=bstkJ1Wan4hWevFht0SCOtnLF5I3L6X3EmTbMSy1+BnuChDs0/EmwP/607opR05dZO5EA/K2kKgbvAFe6crEKdwP3Oi/Uj9erVi4cHfB1uxGHExfxrGyL7BOghj/GPkTlT2MK2rmPFa1JpXwR8qQ8mluxog+wPwQ4YdGpI7QtLU=
Authentication-Results: spf=none (sender IP is )
smtp.mailfrom=nipun.gupta@nxp.com;
Received: from b27504-OptiPlex-790.ap.freescale.net (14.142.187.166) by
HE1PR0401MB2427.eurprd04.prod.outlook.com (2603:10a6:3:25::24) with Microsoft
SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.696.13; Fri, 20
Apr 2018 10:34:35 +0000
From: Nipun Gupta <nipun.gupta@nxp.com>
To: shreyansh.jain@nxp.com,
thomas@monjalon.net,
hemant.agrawal@nxp.com
Cc: dev@dpdk.org,
Nipun Gupta <nipun.gupta@nxp.com>
Date: Fri, 20 Apr 2018 16:01:00 +0530
Message-Id: <1524220264-17281-6-git-send-email-nipun.gupta@nxp.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1524220264-17281-1-git-send-email-nipun.gupta@nxp.com>
References: <1523114224-9852-1-git-send-email-nipun.gupta@nxp.com>
<1524220264-17281-1-git-send-email-nipun.gupta@nxp.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [14.142.187.166]
X-ClientProxiedBy: BM1PR01CA0102.INDPRD01.PROD.OUTLOOK.COM (2603:1096:b00::18)
To HE1PR0401MB2427.eurprd04.prod.outlook.com
(2603:10a6:3:25::24)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
RULEID:(7020095)(4652020)(48565401081)(5600026)(2017052603328)(7153060)(7193020);
SRVR:HE1PR0401MB2427;
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
3:v+Wb/TF5BcRo3xleizDKveAQIL4dfcu8fCjh1LEDnNK+Z0Ys/MSRcUzqJVrJ5wvbM29bxEOjDWUEpZT4AR+af91NFlYWwpciWmOJtar7owiGHFVE2yA9VSeSWuUeOtc0MxsKB4VzjoY9nI19ZGWJqHzEGIgk+0lYFMUwU+dxXlQYLZ7A/oHCf9OP7pe6NmPDOndzQTNUzINY+Gr2p2KZpUN9oECCD8RhQo5e/1DqanKX8xztWwut3gpxsqO4PaCZ;
25:qwfVDR0qCNO8NfyUbfQ6tFItCyfN1kCrB4kCSMh6FXUN4TaeHh6qagpwLMWK7UbgPKPlEbGAnewSZBI2UcNqLcKEPqQkwXoszTPk4g+Q+ypOpJSdjCmMpNeGQwbsV6gHPshJa85NWUK+iT3X+yTNuVvUXe1GDzTfAoX1Stf92/O/wdryU0ZRnovHLv3BiBzRos/QqiXnaTPPirD/eO00/JPobVTy3gDi8FGYMHUYjWcb2kxtEhbdLVGiEetJlDOqna8zLopcxK5OY3kKX5+3kIsmfGwZzWW++hD4ifBZ9fHW/pt6cnz8E7XNPse/F74tgWJ37/yuaV5Fc5JXgx5cIA==;
31:OzJOc/adF+MSjQde16VQX2xZsvr9AxlLMPyNAx9erqtR+64A1PP6GiV7Aa6q1tfudYzMIRjKq8NLHxHCbNHdNiOmXCopF+Fm8ZQaDrKYUO7Q+jobqUloaD87JhvitOm5ctm0oO/0TcYt2AutpgIu+ZxMJIkvxNL1XAJAparQsWfmoU2QfLSsdfLGBYrmqIvnuozLeezB2cOUX6rJYj9Ku+sUXjjFL982rQMhBb5CyfM=
X-MS-TrafficTypeDiagnostic: HE1PR0401MB2427:
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
20:e/7/xR6LvsAQVQ36Sa17YQdMWVCTkSXiLGJXhLpfcNh1iAxvuvANw3DmNc2Te2fZEqSKuF1qDq8tfzD/N2hMQpFDVRKhe/HAmo6bVlCkA2ejOFfh+aLT9l8vwT0mKybUNJwlhk0QSoXXlpp9yPbJlFKtuOlXQBdblw40+ohSMkxlSR0TbH40EwQ7Rbnel0pWOM+78ZzpZL9ilnz11bkqS+41vDdC1c9tsAhmDwBI1Dmdpl2QxYAtQ5KdkpIRKqxVRIwHzOPCxtfIDC5FusAezzblo8f2P7Um8wM0w1SAHP92yegSruGkMEdfVCSxfxjJmUPS4Md2oTyTnONNmnMdhrDut2MPKpHqSwGHw2OYAgOUEnr3A1CxSaDL19L22SquYTHGipJABbCj9Jnyq+jfhY7ur90JQeqYxKqcd5dkD1hUd01sjAA/xzsUkeojfN/BgnlL36RYL3SPLVdKESaLlr5074lg/CFd5V4eeUaCHgR8MQ1xT9xadZ2a/rpck5v9;
4:T+4SPrw0QDTXP9VUtA9o6NqqgeHX8v+s5PRGqvjX/sfCBnr/MCdVRX5CFP/GdB+QPzzvLTFu4AjErHJFg8DUQint/1mc/OnRu1z71IMNtLUnz0QpIFqscgNaW+ZnLtqcalcSZmgmvyEPBlqjk5nOoKUYb3FpjpQmNgScVtL2UZt1tG9zJd9qcMOR1ZKhOD9GGFhVh2IxqW6lp1LMXDW6JbdpAuyiaMZq+C+HQpc9WnD/AdDSDWDjeaJyTla9ifBgJjoB/SvptKBgcfdpqlRir2Erx1qRSd5fCoCkeGBqbE+yn5MSJJhcF+orX67vkZ+uP6J7ygS3reeJExU6vqOxlLy+ilaE1EsJctC36qsKY3GGcJTFDQ+ONo8LZOQGUfWW
X-Microsoft-Antispam-PRVS: <HE1PR0401MB242754DAB95125C7A7CA55DFE6B40@HE1PR0401MB2427.eurprd04.prod.outlook.com>
X-Exchange-Antispam-Report-Test: UriScan:(185117386973197)(66839620246622)(275809806118684);
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(93006095)(93001095)(3002001)(3231232)(2232076)(944501393)(52105095)(10201501046)(6055026)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123564045)(20161123562045)(20161123560045)(20161123558120)(6072148)(201708071742011);
SRVR:HE1PR0401MB2427; BCL:0; PCL:0; RULEID:; SRVR:HE1PR0401MB2427;
X-Forefront-PRVS: 0648FCFFA8
X-Forefront-Antispam-Report: SFV:SPM;
SFS:(10009020)(346002)(376002)(396003)(366004)(39860400002)(39380400002)(4326008)(16526019)(59450400001)(6506007)(48376002)(386003)(8936002)(8676002)(81166006)(26005)(36756003)(25786009)(6116002)(3846002)(6486002)(575784001)(86362001)(956004)(11346002)(446003)(476003)(52116002)(2616005)(6666003)(76176011)(6636002)(5009440100003)(51416003)(6512007)(53936002)(2906002)(316002)(16586007)(50226002)(50466002)(305945005)(44832011)(478600001)(7736002)(47776003)(5660300001)(66066001)(59010400001);
DIR:OUT; SFP:1501; SCL:5; SRVR:HE1PR0401MB2427;
H:b27504-OptiPlex-790.ap.freescale.net; FPR:; SPF:None; LANG:en; MLV:ovrspm;
PTR:InfoNoRecords;
Received-SPF: None (protection.outlook.com: nxp.com does not designate
permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; HE1PR0401MB2427;
23:5U9GRX75WwmM20xI08ugY0Ule0OBFmNoALr1Kip?=
=?us-ascii?Q?VsAqQIP1OMGFmVEkaoyrFh+unnyMvmTrRJKeAaj0g6TLumXNP2CPMpX/+I6L?=
=?us-ascii?Q?e/hRrPmkpOjX+7nCO10l9cmu5JVb+1270EH8yGf+1u2PqBpyD4ZWdNkkhLaZ?=
=?us-ascii?Q?GkCiDh7+qwJeIV1YvAA6s0DnN+00c9fweo8P5KtYapkK394G36dgBd59whc4?=
=?us-ascii?Q?eu54wNAL+581uJvbcomRIXy6t0wBdcdPP7bngioJptVpMOrNX0EB/tv1m/0D?=
=?us-ascii?Q?yZoDr/TQbmBSt1hCsYCGEFUg6pP93or1jj3f96WUOWshARHyvaEpgK25FqSN?=
=?us-ascii?Q?CB3Ei60dPpHzLwX4lMyz50rGxp0RVOZSKtWhR/5c3M+GgJGO5O0Tj6ivLc1w?=
=?us-ascii?Q?M15OEImL2OxKHtdRHcJdItOFWNt9kMOvd/WtZsv4vAd5F0ODFlWoayeCVFNB?=
=?us-ascii?Q?hQH0JVCxV83WQfQ0EFPVpIzRJpI9W6XAgSTkbirv/murnTCfnWod6qlViazK?=
=?us-ascii?Q?TEiVTGIq94iazTXAbEtyCA/lm4ydFTgeE9hvQRwMMnphS+bJj+KMezHZzzwf?=
=?us-ascii?Q?4nknXulCUNKHUV/FzJ3M0g4D6xr650Y1roYinr3Zl6nIpkgfKSOvXNX3/sEP?=
=?us-ascii?Q?+LBS7SJjYis/xkuDci+ReUPKaQKcSa9mPjM2ghi7OCVDVUMJ27obcfwUVRMe?=
=?us-ascii?Q?dV7Xt/5vkNw783TGlhRmy/akrTlVzICe2nccKAjuOryylmysxw6MmgnVlEgO?=
=?us-ascii?Q?78ZhWoyXO08srcN91YB3XLXAEWq9OQS+AIa7m8dSND09mkpyHbwyLh+VvXlk?=
=?us-ascii?Q?8c1/R77XkEorO2dO3eaj7vOokCPIHROHO5mbd1bBsvSPjgaewNLh6gL+hV49?=
=?us-ascii?Q?watQr+UIndk0ClUVBQT2d5hMFOac3jEpqAZZ/sMwUEXoaM8Kk8I72C+r69pw?=
=?us-ascii?Q?3wzwHKz55ausbTATwY497n0W6keio+D/BZ35GpWrdE+bZQkWen6vMRymp/ev?=
=?us-ascii?Q?ismCvdCx73s0cevIJuzlaRs7DjhtMa34NmjcfhW67Nq2ZX3bQLt831XFF3tD?=
=?us-ascii?Q?cUC8/KnVUOZ7PB4O9DBpy5V2dtAbrn4wi1Ke+vwG1M5y4FPIYxhv5oHQCTjz?=
=?us-ascii?Q?3b8HpZYXxBq6GOYTrjgIwNkGC/h6KeT6Q4qKH0op8r0746a/sMyQK/IB1qMK?=
=?us-ascii?Q?8pLdfdZFdWMGYdLM=3D?=
X-Microsoft-Antispam-Message-Info: B/ftfwltbMUDoU8viUJgN4s3fn6vIaOPmSzq/CRCYzjT1/sPzLtEWTSqL7ux5DnerpHlhkd04B1w+ak8UpAhkm35O0YhAKPonJE29Qw9+tSZDcnzu0fzT3TTrayvpf/5ZOv462984o9CcuH/NJmzf9r4RXciqkunAYgwlbcraJntPAyWIWWZBDvAE6ud4Sua2kJAESlDnAbO+n+eazQY+fBp5OsOeuS++6FEJJPxkNzlEwUj6+2igSHy7EdzHXRUqaGyRTQJF+Hy+lLyatiJc0cfhOo7eBa8iXz26k+GIMESpLAU7UbGU9LPiGaSVdv7x2eSS1RF6R/YBMS4hf/nqevZPxK+WCuoruuuKGIaA1smpMecKq25rrJlogegJw7MNAtURimF1WXckOPy1k/+DH99uNfZqOaYI3jGXLnemhOMSOWnTd9xjHsMgw2zzfek45GFtg2zICnGGQYt0NXII0bdkAFu66s67A2150mU/KPembC+r0pstkkhizsL5jXOFAgJeW2iVc8uaN9McZZtmWNzh9boAPqJi1uIO7Vk5cQ=
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
6:2R4cPAWReC5BwcXOZcYJ+BCbzAhLYmvOvnScWQmIXm9PPDS3ZVQcJUR/m7kFEFCEzqcxAhuqcB5wJpqCPNZ/ISlaBjj2uumoEcXKg0FXMn8+EV1tQkV09iXgBPnX6gk3cxijx6dIodG6SxQ+DhYEBc7TW7OcE6yns123iseaVO2+65Ttd+9b46/npWCNtTUyfRFo0G4QIZ44Bh3dcg+MAy8QHMMzj6sUKA6W2n710Y/83lZttZPfB9A2gHT/jasNJHzW+VuHwCz10Do3thPQ7U5+yblTf91gxR0oYG12rcz2vpnU6lmltwAcaNXRwT/PcfHYkyn8QZJpfAtlnbFieMFkhZNSmcJlnd1AnaE95PdbNQwHjeixPkzBLt8hc4gFtARgfkcUqQ2Goova7xubxApahK6JXO7TNOma+69bYcX0YR1oSaMCTgysuS7/U6ewEQJ2GUPilGe9JzN+z7bZA3qMP9KzFwvwZpfP3HMLQcnKY9qRJNQdHQWNnZyNF39u;
5:f+z1Kin/aWtTSe4PYGBbDr31AsNIiU8agfzgagp+qo/xArBzDv/omwi4LrF+97lQ1w4BB3egPGLa56O7SZM03I69dXWfpGLK2j6urHy/5W6GUVL1lur1EhMYpACcDazQRqtJmP2a0d8M8r8E2/Dl4RSWBBcQypiMOX+XRjrPKNI=;
24:fDmzSeUluIuFzRoYsL6wWLo1i/WPcKx7qEGvk5bH1numMAMHgm+44ezThqbDEpHiXBzw0M+hyB/cgU8vIybSIw==
SpamDiagnosticOutput: 1:22
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
7:A2rWwR3woGHb6wkoj4vugqYvhUW/VL29scB1rTFMrOGMFlkGbZrCJvg9zj5u++zCNAB11ngK03/c4YKgmDBG59PtKikOf/74RabH3W0hI9yoauQYnZ9xc9QhArqVD/MsaShBmbV/Rv9kxkKD+Ge0pWZ8R7Sq7TzF8NiV7ywAgNmnL0YXbbaurS9aYBiZQ45MkcrekCBxrRAwCFhZUChd2JiNuyhPxkF6z3Lh7dNJadUm0xZRsOve1JD1P9k9nQ63
X-MS-Office365-Filtering-Correlation-Id: 27aa4049-18e3-4447-ad9c-08d5a6aa50a4
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Apr 2018 10:34:35.7757 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 27aa4049-18e3-4447-ad9c-08d5a6aa50a4
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR0401MB2427
Subject: [dpdk-dev] [PATCH 5/9 v3] raw/dpaa2_qdma: introduce the DPAA2 QDMA
driver
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://dpdk.org/ml/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://dpdk.org/ml/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Fri, 20 Apr 2018 10:34:39 -0000
DPAA2 QDMA driver uses MC DPDMAI object. This driver enables
the user (app) to perform data DMA without involving CPU in
the DMA process
Signed-off-by: Nipun Gupta <nipun.gupta@nxp.com>
---
MAINTAINERS | 8 +
config/common_base | 1 +
config/common_linuxapp | 1 +
drivers/raw/Makefile | 4 +
drivers/raw/dpaa2_qdma/Makefile | 34 +++
drivers/raw/dpaa2_qdma/dpaa2_qdma.c | 295 +++++++++++++++++++++
drivers/raw/dpaa2_qdma/dpaa2_qdma.h | 66 +++++
drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h | 46 ++++
.../raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map | 4 +
mk/rte.app.mk | 3 +
10 files changed, 462 insertions(+)
create mode 100644 drivers/raw/dpaa2_qdma/Makefile
create mode 100644 drivers/raw/dpaa2_qdma/dpaa2_qdma.c
create mode 100644 drivers/raw/dpaa2_qdma/dpaa2_qdma.h
create mode 100644 drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h
create mode 100644 drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
diff --git a/MAINTAINERS b/MAINTAINERS
index f43e3fe..dc226d8 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -773,6 +773,14 @@ F: doc/guides/cryptodevs/zuc.rst
F: doc/guides/cryptodevs/features/zuc.ini
+Rawdev Drivers
+--------------
+
+NXP DPAA2 QDMA
+M: Nipun Gupta <nipun.gupta@nxp.com>
+F: drivers/raw/dpaa2_qdma/
+
+
Eventdev Drivers
----------------
M: Jerin Jacob <jerin.jacob@caviumnetworks.com>
diff --git a/config/common_base b/config/common_base
index c2b0d91..ed957db 100644
--- a/config/common_base
+++ b/config/common_base
@@ -210,6 +210,7 @@ CONFIG_RTE_LIBRTE_DPAA2_USE_PHYS_IOVA=y
#
CONFIG_RTE_LIBRTE_DPAA2_PMD=n
CONFIG_RTE_LIBRTE_DPAA2_DEBUG_DRIVER=n
+CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA=n
#
# Compile burst-oriented Amazon ENA PMD driver
diff --git a/config/common_linuxapp b/config/common_linuxapp
index d0437e5..99fb25a 100644
--- a/config/common_linuxapp
+++ b/config/common_linuxapp
@@ -37,3 +37,4 @@ CONFIG_RTE_LIBRTE_DPAA2_MEMPOOL=y
CONFIG_RTE_LIBRTE_DPAA2_PMD=y
CONFIG_RTE_LIBRTE_PMD_DPAA2_EVENTDEV=y
CONFIG_RTE_LIBRTE_PMD_DPAA2_SEC=y
+CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA=y
diff --git a/drivers/raw/Makefile b/drivers/raw/Makefile
index da7c8b4..b563fc8 100644
--- a/drivers/raw/Makefile
+++ b/drivers/raw/Makefile
@@ -5,5 +5,9 @@ include $(RTE_SDK)/mk/rte.vars.mk
# DIRS-$(<configuration>) += <directory>
DIRS-$(CONFIG_RTE_LIBRTE_PMD_SKELETON_RAWDEV) += skeleton_rawdev
+ifeq ($(CONFIG_RTE_EAL_VFIO)$(CONFIG_RTE_LIBRTE_FSLMC_BUS),yy)
+DIRS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA) += dpaa2_qdma
+endif
+
include $(RTE_SDK)/mk/rte.subdir.mk
diff --git a/drivers/raw/dpaa2_qdma/Makefile b/drivers/raw/dpaa2_qdma/Makefile
new file mode 100644
index 0000000..f81ee08
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/Makefile
@@ -0,0 +1,34 @@
+# SPDX-License-Identifier: BSD-3-Clause
+# Copyright 2018 NXP
+
+include $(RTE_SDK)/mk/rte.vars.mk
+
+#
+# library name
+#
+LIB = librte_pmd_dpaa2_qdma.a
+
+CFLAGS += -DALLOW_EXPERIMENTAL_API
+CFLAGS += -O3
+CFLAGS += $(WERROR_FLAGS)
+
+CFLAGS += -I$(RTE_SDK)/lib/librte_eal/linuxapp/eal
+CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc
+CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc/qbman/include
+
+LDLIBS += -lrte_bus_fslmc
+LDLIBS += -lrte_eal
+LDLIBS += -lrte_mempool
+LDLIBS += -lrte_rawdev
+LDLIBS += -lrte_ring
+
+EXPORT_MAP := rte_pmd_dpaa2_qdma_version.map
+
+LIBABIVER := 1
+
+#
+# all source are stored in SRCS-y
+#
+SRCS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA) += dpaa2_qdma.c
+
+include $(RTE_SDK)/mk/rte.lib.mk
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma.c b/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
new file mode 100644
index 0000000..9c5b0bc
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
@@ -0,0 +1,295 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#include <string.h>
+
+#include <rte_eal.h>
+#include <rte_fslmc.h>
+#include <rte_atomic.h>
+#include <rte_lcore.h>
+#include <rte_rawdev.h>
+#include <rte_rawdev_pmd.h>
+#include <rte_malloc.h>
+#include <rte_ring.h>
+#include <rte_mempool.h>
+
+#include <mc/fsl_dpdmai.h>
+#include <portal/dpaa2_hw_pvt.h>
+#include <portal/dpaa2_hw_dpio.h>
+
+#include "dpaa2_qdma.h"
+#include "dpaa2_qdma_logs.h"
+
+/* Dynamic log type identifier */
+int dpaa2_qdma_logtype;
+
+/* QDMA device */
+static struct qdma_device qdma_dev;
+
+/* QDMA H/W queues list */
+TAILQ_HEAD(qdma_hw_queue_list, qdma_hw_queue);
+static struct qdma_hw_queue_list qdma_queue_list
+ = TAILQ_HEAD_INITIALIZER(qdma_queue_list);
+
+static const struct rte_rawdev_ops dpaa2_qdma_ops = {
+};
+
+static int
+add_hw_queues_to_list(struct dpaa2_dpdmai_dev *dpdmai_dev)
+{
+ struct qdma_hw_queue *queue;
+ int i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ for (i = 0; i < dpdmai_dev->num_queues; i++) {
+ queue = rte_zmalloc(NULL, sizeof(struct qdma_hw_queue), 0);
+ if (!queue) {
+ DPAA2_QDMA_ERR(
+ "Memory allocation failed for QDMA queue");
+ return -ENOMEM;
+ }
+
+ queue->dpdmai_dev = dpdmai_dev;
+ queue->queue_id = i;
+
+ TAILQ_INSERT_TAIL(&qdma_queue_list, queue, next);
+ qdma_dev.num_hw_queues++;
+ }
+
+ return 0;
+}
+
+static void
+remove_hw_queues_from_list(struct dpaa2_dpdmai_dev *dpdmai_dev)
+{
+ struct qdma_hw_queue *queue = NULL;
+ struct qdma_hw_queue *tqueue = NULL;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ TAILQ_FOREACH_SAFE(queue, &qdma_queue_list, next, tqueue) {
+ if (queue->dpdmai_dev == dpdmai_dev) {
+ TAILQ_REMOVE(&qdma_queue_list, queue, next);
+ rte_free(queue);
+ queue = NULL;
+ }
+ }
+}
+
+static int
+dpaa2_dpdmai_dev_uninit(struct rte_rawdev *rawdev)
+{
+ struct dpaa2_dpdmai_dev *dpdmai_dev = rawdev->dev_private;
+ int ret, i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ if (rte_eal_process_type() != RTE_PROC_PRIMARY)
+ return 0;
+
+ /* Remove HW queues from global list */
+ remove_hw_queues_from_list(dpdmai_dev);
+
+ ret = dpdmai_disable(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token);
+ if (ret)
+ DPAA2_QDMA_ERR("dmdmai disable failed");
+
+ /* Set up the DQRR storage for Rx */
+ for (i = 0; i < DPDMAI_PRIO_NUM; i++) {
+ struct dpaa2_queue *rxq = &(dpdmai_dev->rx_queue[i]);
+
+ if (rxq->q_storage) {
+ dpaa2_free_dq_storage(rxq->q_storage);
+ rte_free(rxq->q_storage);
+ }
+ }
+
+ /* Close the device at underlying layer*/
+ ret = dpdmai_close(&dpdmai_dev->dpdmai, CMD_PRI_LOW, dpdmai_dev->token);
+ if (ret)
+ DPAA2_QDMA_ERR("Failure closing dpdmai device");
+
+ return 0;
+}
+
+static int
+dpaa2_dpdmai_dev_init(struct rte_rawdev *rawdev, int dpdmai_id)
+{
+ struct dpaa2_dpdmai_dev *dpdmai_dev = rawdev->dev_private;
+ struct dpdmai_rx_queue_cfg rx_queue_cfg;
+ struct dpdmai_attr attr;
+ struct dpdmai_rx_queue_attr rx_attr;
+ struct dpdmai_tx_queue_attr tx_attr;
+ int ret, i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /* For secondary processes, the primary has done all the work */
+ if (rte_eal_process_type() != RTE_PROC_PRIMARY)
+ return 0;
+
+ /* Open DPDMAI device */
+ dpdmai_dev->dpdmai_id = dpdmai_id;
+ dpdmai_dev->dpdmai.regs = rte_mcp_ptr_list[MC_PORTAL_INDEX];
+ ret = dpdmai_open(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->dpdmai_id, &dpdmai_dev->token);
+ if (ret) {
+ DPAA2_QDMA_ERR("dpdmai_open() failed with err: %d", ret);
+ return ret;
+ }
+
+ /* Get DPDMAI attributes */
+ ret = dpdmai_get_attributes(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token, &attr);
+ if (ret) {
+ DPAA2_QDMA_ERR("dpdmai get attributes failed with err: %d",
+ ret);
+ goto init_err;
+ }
+ dpdmai_dev->num_queues = attr.num_of_priorities;
+
+ /* Set up Rx Queues */
+ for (i = 0; i < attr.num_of_priorities; i++) {
+ struct dpaa2_queue *rxq;
+
+ memset(&rx_queue_cfg, 0, sizeof(struct dpdmai_rx_queue_cfg));
+ ret = dpdmai_set_rx_queue(&dpdmai_dev->dpdmai,
+ CMD_PRI_LOW,
+ dpdmai_dev->token,
+ i, &rx_queue_cfg);
+ if (ret) {
+ DPAA2_QDMA_ERR("Setting Rx queue failed with err: %d",
+ ret);
+ goto init_err;
+ }
+
+ /* Allocate DQ storage for the DPDMAI Rx queues */
+ rxq = &(dpdmai_dev->rx_queue[i]);
+ rxq->q_storage = rte_malloc("dq_storage",
+ sizeof(struct queue_storage_info_t),
+ RTE_CACHE_LINE_SIZE);
+ if (!rxq->q_storage) {
+ DPAA2_QDMA_ERR("q_storage allocation failed");
+ ret = -ENOMEM;
+ goto init_err;
+ }
+
+ memset(rxq->q_storage, 0, sizeof(struct queue_storage_info_t));
+ ret = dpaa2_alloc_dq_storage(rxq->q_storage);
+ if (ret) {
+ DPAA2_QDMA_ERR("dpaa2_alloc_dq_storage failed");
+ goto init_err;
+ }
+ }
+
+ /* Get Rx and Tx queues FQID's */
+ for (i = 0; i < DPDMAI_PRIO_NUM; i++) {
+ ret = dpdmai_get_rx_queue(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token, i, &rx_attr);
+ if (ret) {
+ DPAA2_QDMA_ERR("Reading device failed with err: %d",
+ ret);
+ goto init_err;
+ }
+ dpdmai_dev->rx_queue[i].fqid = rx_attr.fqid;
+
+ ret = dpdmai_get_tx_queue(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token, i, &tx_attr);
+ if (ret) {
+ DPAA2_QDMA_ERR("Reading device failed with err: %d",
+ ret);
+ goto init_err;
+ }
+ dpdmai_dev->tx_queue[i].fqid = tx_attr.fqid;
+ }
+
+ /* Enable the device */
+ ret = dpdmai_enable(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token);
+ if (ret) {
+ DPAA2_QDMA_ERR("Enabling device failed with err: %d", ret);
+ goto init_err;
+ }
+
+ /* Add the HW queue to the global list */
+ ret = add_hw_queues_to_list(dpdmai_dev);
+ if (ret) {
+ DPAA2_QDMA_ERR("Adding H/W queue to list failed");
+ goto init_err;
+ }
+ DPAA2_QDMA_DEBUG("Initialized dpdmai object successfully");
+
+ return 0;
+init_err:
+ dpaa2_dpdmai_dev_uninit(rawdev);
+ return ret;
+}
+
+static int
+rte_dpaa2_qdma_probe(struct rte_dpaa2_driver *dpaa2_drv,
+ struct rte_dpaa2_device *dpaa2_dev)
+{
+ struct rte_rawdev *rawdev;
+ int ret;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ rawdev = rte_rawdev_pmd_allocate(dpaa2_dev->device.name,
+ sizeof(struct dpaa2_dpdmai_dev),
+ rte_socket_id());
+ if (!rawdev) {
+ DPAA2_QDMA_ERR("Unable to allocate rawdevice");
+ return -EINVAL;
+ }
+
+ dpaa2_dev->rawdev = rawdev;
+ rawdev->dev_ops = &dpaa2_qdma_ops;
+ rawdev->device = &dpaa2_dev->device;
+ rawdev->driver_name = dpaa2_drv->driver.name;
+
+ /* Invoke PMD device initialization function */
+ ret = dpaa2_dpdmai_dev_init(rawdev, dpaa2_dev->object_id);
+ if (ret) {
+ rte_rawdev_pmd_release(rawdev);
+ return ret;
+ }
+
+ return 0;
+}
+
+static int
+rte_dpaa2_qdma_remove(struct rte_dpaa2_device *dpaa2_dev)
+{
+ struct rte_rawdev *rawdev = dpaa2_dev->rawdev;
+ int ret;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ dpaa2_dpdmai_dev_uninit(rawdev);
+
+ ret = rte_rawdev_pmd_release(rawdev);
+ if (ret)
+ DPAA2_QDMA_ERR("Device cleanup failed");
+
+ return 0;
+}
+
+static struct rte_dpaa2_driver rte_dpaa2_qdma_pmd = {
+ .drv_type = DPAA2_QDMA,
+ .probe = rte_dpaa2_qdma_probe,
+ .remove = rte_dpaa2_qdma_remove,
+};
+
+RTE_PMD_REGISTER_DPAA2(dpaa2_qdma, rte_dpaa2_qdma_pmd);
+
+RTE_INIT(dpaa2_qdma_init_log);
+static void
+dpaa2_qdma_init_log(void)
+{
+ dpaa2_qdma_logtype = rte_log_register("pmd.raw.dpaa2.qdma");
+ if (dpaa2_qdma_logtype >= 0)
+ rte_log_set_level(dpaa2_qdma_logtype, RTE_LOG_INFO);
+}
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma.h b/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
new file mode 100644
index 0000000..8b3b1b9
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
@@ -0,0 +1,66 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#ifndef __DPAA2_QDMA_H__
+#define __DPAA2_QDMA_H__
+
+/**
+ * Represents a QDMA device.
+ * A single QDMA device exists which is combination of multiple DPDMAI rawdev's.
+ */
+struct qdma_device {
+ /** total number of hw queues. */
+ uint16_t num_hw_queues;
+ /**
+ * Maximum number of hw queues to be alocated per core.
+ * This is limited by MAX_HW_QUEUE_PER_CORE
+ */
+ uint16_t max_hw_queues_per_core;
+ /** Maximum number of VQ's */
+ uint16_t max_vqs;
+ /** mode of operation - physical(h/w) or virtual */
+ uint8_t mode;
+ /** Device state - started or stopped */
+ uint8_t state;
+ /** FLE pool for the device */
+ struct rte_mempool *fle_pool;
+ /** FLE pool size */
+ int fle_pool_count;
+ /** A lock to QDMA device whenever required */
+ rte_spinlock_t lock;
+};
+
+/** Represents a QDMA H/W queue */
+struct qdma_hw_queue {
+ /** Pointer to Next instance */
+ TAILQ_ENTRY(qdma_hw_queue) next;
+ /** DPDMAI device to communicate with HW */
+ struct dpaa2_dpdmai_dev *dpdmai_dev;
+ /** queue ID to communicate with HW */
+ uint16_t queue_id;
+ /** Associated lcore id */
+ uint32_t lcore_id;
+ /** Number of users of this hw queue */
+ uint32_t num_users;
+};
+
+/** Represents a DPDMAI raw device */
+struct dpaa2_dpdmai_dev {
+ /** Pointer to Next device instance */
+ TAILQ_ENTRY(dpaa2_qdma_device) next;
+ /** handle to DPDMAI object */
+ struct fsl_mc_io dpdmai;
+ /** HW ID for DPDMAI object */
+ uint32_t dpdmai_id;
+ /** Tocken of this device */
+ uint16_t token;
+ /** Number of queue in this DPDMAI device */
+ uint8_t num_queues;
+ /** RX queues */
+ struct dpaa2_queue rx_queue[DPDMAI_PRIO_NUM];
+ /** TX queues */
+ struct dpaa2_queue tx_queue[DPDMAI_PRIO_NUM];
+};
+
+#endif /* __DPAA2_QDMA_H__ */
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h b/drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h
new file mode 100644
index 0000000..fafe352
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h
@@ -0,0 +1,46 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#ifndef __DPAA2_QDMA_LOGS_H__
+#define __DPAA2_QDMA_LOGS_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+extern int dpaa2_qdma_logtype;
+
+#define DPAA2_QDMA_LOG(level, fmt, args...) \
+ rte_log(RTE_LOG_ ## level, dpaa2_qdma_logtype, "dpaa2_qdma: " \
+ fmt "\n", ## args)
+
+#define DPAA2_QDMA_DEBUG(fmt, args...) \
+ rte_log(RTE_LOG_DEBUG, dpaa2_qdma_logtype, "dpaa2_qdma: %s(): " \
+ fmt "\n", __func__, ## args)
+
+#define DPAA2_QDMA_FUNC_TRACE() DPAA2_QDMA_LOG(DEBUG, ">>")
+
+#define DPAA2_QDMA_INFO(fmt, args...) \
+ DPAA2_QDMA_LOG(INFO, fmt, ## args)
+#define DPAA2_QDMA_ERR(fmt, args...) \
+ DPAA2_QDMA_LOG(ERR, fmt, ## args)
+#define DPAA2_QDMA_WARN(fmt, args...) \
+ DPAA2_QDMA_LOG(WARNING, fmt, ## args)
+
+/* DP Logs, toggled out at compile time if level lower than current level */
+#define DPAA2_QDMA_DP_LOG(level, fmt, args...) \
+ RTE_LOG_DP(level, PMD, "dpaa2_qdma: " fmt "\n", ## args)
+
+#define DPAA2_QDMA_DP_DEBUG(fmt, args...) \
+ DPAA2_QDMA_DP_LOG(DEBUG, fmt, ## args)
+#define DPAA2_QDMA_DP_INFO(fmt, args...) \
+ DPAA2_QDMA_DP_LOG(INFO, fmt, ## args)
+#define DPAA2_QDMA_DP_WARN(fmt, args...) \
+ DPAA2_QDMA_DP_LOG(WARNING, fmt, ## args)
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __DPAA2_QDMA_LOGS_H__ */
diff --git a/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
new file mode 100644
index 0000000..9b9ab1a
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
@@ -0,0 +1,4 @@
+DPDK_18.05 {
+
+ local: *;
+};
diff --git a/mk/rte.app.mk b/mk/rte.app.mk
index 8bab901..888b12f 100644
--- a/mk/rte.app.mk
+++ b/mk/rte.app.mk
@@ -246,6 +246,9 @@ endif # CONFIG_RTE_LIBRTE_EVENTDEV
ifeq ($(CONFIG_RTE_LIBRTE_RAWDEV),y)
_LDLIBS-$(CONFIG_RTE_LIBRTE_PMD_SKELETON_RAWDEV) += -lrte_pmd_skeleton_rawdev
+ifeq ($(CONFIG_RTE_EAL_VFIO)$(CONFIG_RTE_LIBRTE_FSLMC_BUS),yy)
+_LDLIBS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA) += -lrte_pmd_dpaa2_qdma
+endif # CONFIG_RTE_LIBRTE_FSLMC_BUS
endif # CONFIG_RTE_LIBRTE_RAWDEV
--
1.9.1