From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <nipun.gupta@nxp.com>
Received: from EUR01-VE1-obe.outbound.protection.outlook.com
(mail-ve1eur01hn0221.outbound.protection.outlook.com [104.47.1.221])
by dpdk.org (Postfix) with ESMTP id A185C37B7
for <dev@dpdk.org>; Tue, 1 May 2018 11:59:28 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
bh=4V+VHkS/7yAU7GLVDaBJeXztVtVsKRNDtSs0y9IaRko=;
b=I8U7pNCvVeghGt3LbBqiOxzRe0DSSo3iLaAANQiuFYzN3zvwFHPx0tBCz8f/HokYNymADb3GO1kJgvhpBZToZavtI9w8qV2vkjfuOMzmH/DWe249F4/unkRgEBBFKCwSJezlwDbp2JML69zi0As4SMwOJjp7wJ103vYRTislufg=
Authentication-Results: spf=none (sender IP is )
smtp.mailfrom=nipun.gupta@nxp.com;
Received: from b27504-OptiPlex-790.ap.freescale.net (14.142.187.166) by
HE1PR0401MB2427.eurprd04.prod.outlook.com (2603:10a6:3:25::24) with Microsoft
SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.715.23; Tue, 1
May 2018 09:59:26 +0000
From: Nipun Gupta <nipun.gupta@nxp.com>
To: shreyansh.jain@nxp.com,
thomas@monjalon.net,
hemant.agrawal@nxp.com
Cc: dev@dpdk.org,
Nipun Gupta <nipun.gupta@nxp.com>
Date: Tue, 1 May 2018 15:28:48 +0530
Message-Id: <1525168731-30912-6-git-send-email-nipun.gupta@nxp.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1525168731-30912-1-git-send-email-nipun.gupta@nxp.com>
References: <1524570589-20148-1-git-send-email-nipun.gupta@nxp.com>
<1525168731-30912-1-git-send-email-nipun.gupta@nxp.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [14.142.187.166]
X-ClientProxiedBy: PN1PR0101CA0028.INDPRD01.PROD.OUTLOOK.COM
(2603:1096:c00:c::14) To HE1PR0401MB2427.eurprd04.prod.outlook.com
(2603:10a6:3:25::24)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
RULEID:(7020095)(4652020)(48565401081)(5600026)(2017052603328)(7153060)(7193020);
SRVR:HE1PR0401MB2427;
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
3:PthjKuCRzyjr0XV8O9lJl9kLpio3blvV3sDLb8OatEc7glql2h98q7W1r6+X8oKzRnYXH9vnhtWXSufAG7V/T2nrI8Y8Q7SpvcC5QPonOsuZCLi5RM9AFIGxe0RiynmPDSUW3zej3A7zAI0S7hTLysqpQ0dKke1nZjiRTkDP+y+mgnSTCTYIi1CBPdPhpgb5oW4LZZclOLoz3+3g9rXEWNgEGZ22ue/Jwa7s3fM58ZZE+BWe83bwt2XhGU+UD7Ux;
25:JLZJMjdvYft/goTrYULXmX8vwj2sFqvIJtjKvxAzGdmdWCR4pjgQmAUVLyDidR0RtxWmLuvQvfoMgqGxiTCYZ0A1ShH4Rn/F+gSrJ/V1aN4C32rEQWbwWJQVG3obhjOgvEsR3vGIg9ebA7TAQHkGmtm9ySdUSWee1eROzGiARH3pL6hyRUoN3XGiddvauPdtIx0hM6SwsFKrE2p6M868IeAvP+SpxHm9f4Eco43AI6vDJ2MphItLtrXfGXbcvyTFSrww8XOjq5nPkc4OYsc29tDCEvaR7+C/bWbk5VZko0+v2sDW4g31qE3aJ+sUFduYF/5OpMOLCKdwFUD9YxRPYw==;
31:iyhJ6+ouSyRGAxPgrOBOJ5hpp1/9u0OXQCuAbC9i4Rv5hQBdF5ng2730Ke69osTq6PTnL0NHOtZo76Q2uWoDzBIX5dk3rzrhTbP3ZTekmc2hkE4DWcIJpFqZEzcT92m0KXjqZUHf7ybPloPfKDg8hF8kEqEwz/sCgPBb1lTl+M0vzuFu+rH9nwHb5Ij33nzGS0/Nr6/aHtBX9Kv0VMSnqBwMbNKEuSWJTFy16VgDjTI=
X-MS-TrafficTypeDiagnostic: HE1PR0401MB2427:
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
20:bhwjpIbec8LA4iJdRm9S1DfmEcJMiTAatsMrS+rhOVanpA7wn9K499MiQ16z9EmJg6RtKsV0Rxjv3h3OgV2GqUVv4jb6i6CKNXKc6OEdwVq7TDu/VWInwM09TSuyWtWHf6RaCYwDus7oAclvQzkWb+gFqcYjj4mJvIsIYal8MoYdvMGNEmKangSEw7wDvs03lKGCojySzUcVNHBUNoGsO8Sv4gebygsJjpSxlbadsRzeatYq2aRH/ZMf1rTlLgRM260X9zZ9TcbpXX+hvh6fBlTH7K29yAeDKiGm8zrR5GuKZVp3rzZTgvEgS9aLMFbpbiMptp5vw1f5ROKgs9VMBtSYVVMmzaZAI47oO4+pQZiNKtrTwVK64UIe2jrEf0ut8MeOuW7FabYgulQFLb+GzmwY393WddgfZYA0FeSTdS8Q/2lcw7dNSr5Ql3fviX+t7D7GdCyI32tzykS03WnWrdQbsEaJDzUtKmL7QxxvYANzSC2SxpCYyhWu1kpZaY4m;
4:+jZEy5S/dke9+gTNBLigouH0kFkDENNoHVAQxRcXleGms6yhq+Ojv1cz71D1rOCLWKaXXsLxggraMFhTSTkhna7auBgdEG+mDsvOQYi3Dqr8g8MxpLe+BW6L9qokd8FNJRedKsaeNv0uFhWABzZE+CXPx09gNZcBUjFT1rpaA+1WlHAhzNNxiXEvvATgbl1K0toh/XcR/jGYW/kiIFdeAFh2l0SdISpI6D/+inzMAH4vqpdjGet39HkMEH4jPsbQUwtw1FjwGxX6AXxhoJWQOZAD0XH79n9AKf3lVnw/A5wa09sSNn/IDpjwi0hw3vnqSQ2GMu0sHgGf9N1C/sXCu10IZHO+f5xkETTyUdyIFJRnoLPFjfhPWvJ18v0RGOSG
X-Microsoft-Antispam-PRVS: <HE1PR0401MB2427735B0772253AB3E304D6E6810@HE1PR0401MB2427.eurprd04.prod.outlook.com>
X-Exchange-Antispam-Report-Test: UriScan:(185117386973197)(66839620246622)(275809806118684);
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231254)(2232076)(944501410)(52105095)(10201501046)(3002001)(93006095)(93001095)(6055026)(6041310)(20161123562045)(20161123564045)(20161123558120)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(6072148)(201708071742011);
SRVR:HE1PR0401MB2427; BCL:0; PCL:0; RULEID:; SRVR:HE1PR0401MB2427;
X-Forefront-PRVS: 06592CCE58
X-Forefront-Antispam-Report: SFV:SPM;
SFS:(10009020)(39380400002)(39860400002)(366004)(396003)(346002)(376002)(199004)(189003)(81156014)(3846002)(8936002)(97736004)(50226002)(48376002)(81166006)(316002)(50466002)(16586007)(2906002)(36756003)(44832011)(478600001)(5660300001)(8676002)(6116002)(486006)(16526019)(6512007)(53936002)(476003)(4326008)(446003)(956004)(11346002)(59450400001)(386003)(5009440100003)(76176011)(52116002)(51416003)(26005)(305945005)(68736007)(6506007)(105586002)(106356001)(47776003)(6636002)(66066001)(7736002)(86362001)(575784001)(6666003)(25786009)(6486002)(2616005)(59010400001);
DIR:OUT; SFP:1501; SCL:5; SRVR:HE1PR0401MB2427;
H:b27504-OptiPlex-790.ap.freescale.net; FPR:; SPF:None; LANG:en;
PTR:InfoNoRecords; A:1; MX:1;
Received-SPF: None (protection.outlook.com: nxp.com does not designate
permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; HE1PR0401MB2427;
23:uwlIQWzFcBXBmx407fwpI5unfq82kgWScDDz7IK?=
=?us-ascii?Q?/0UmP9zbxed25xibw0JxgcnsaW04hZ3EW6zapglKu+EnQHYgKBAuM7fV1IAW?=
=?us-ascii?Q?qh9j541IS9m8z/qc5XAfgFlXChLp0P9r3P0dKxguUpacBQpyYZPgTV82noOS?=
=?us-ascii?Q?gqpWTY4cYIckY52MR1YPvBJjkmhUMz/ugm7vIVIcfEJDFMQfhLYdPaLYrmSi?=
=?us-ascii?Q?u67AuOAFM7mAhDFb3Zf5eIjvOXf2/HThzXDxnRK+KMbnXROLxVEPcIYEWxB9?=
=?us-ascii?Q?YpGLgsI22PFSCLJ1LdLI8i/5cyQQ/VHlekhoWUXAC1kJcMm4Qx76mdr0xdly?=
=?us-ascii?Q?36yY9laOWVDe+SA/53OjWYuA5x36Uhnl9Hw+KgxkSymajVWUUtpSFPBV2VBE?=
=?us-ascii?Q?VDsE//VLvP5PzyYfW35NGwEv+hyPQzrtZNolU5HuwaYppF7zll2ONAeL1ATI?=
=?us-ascii?Q?nB1YRqPn+mi2oKjOeD/8xP/gjBuDxuDTwDb8RBmiM6kNNQxBYpckEoRvcq+g?=
=?us-ascii?Q?KVZSyWspX2bj8Z5roa4koup8t3ae+SQdnXwZB6nJxoaV4lOdanhA/dzZi2tY?=
=?us-ascii?Q?FShBoYpsofSzMaeUAlVKBBIT7QUAjaCO/1KIqSfFHpjTLPziO1u30q88KBKU?=
=?us-ascii?Q?dMZ4rDb+X79roQjVXOl8tvCBmE1dfh/opOz0EgR7SiM8KEObKxNV1kvxCGI/?=
=?us-ascii?Q?TADl8LSIBpvmaWtf3mct3awamMl2Lr+s2YvC9SzUyCnwi0oXLYJMRQi1Llxz?=
=?us-ascii?Q?25aJTD6ZLX4IfZUpiPgWlISj/+bDSViLiSC7f9cCWeGVJBIAf7e8r+A8eBjj?=
=?us-ascii?Q?fjTRX1lcNO2VltwS4I7uju9j3yhTIjRRJ4OzxBGWzZVu71v612yuD1e/fBe9?=
=?us-ascii?Q?2eYh84SvCmFdL10eQ8ANQMheVWj2ZzwtpEwap0i/+S6z1a5udBHn1E598mMR?=
=?us-ascii?Q?1iqh+EpTmgGnKJcJX5Pa4yfYKYMFveEgP5gukLrU8iSb/Ji4P0aJoQDvf78P?=
=?us-ascii?Q?d/nMwchFX+CEnejZOoYIVafDXfmpzUuSvS388X6BmbQu/gtNBtEryadCKC4y?=
=?us-ascii?Q?L31MNkk/MEHTy+RiIHa/LvRa96g4OOGQnqjxXzGfNAAeh6L25dPV7mKxPHiY?=
=?us-ascii?Q?CYvsWLYTi3es7YG/TCBAODezcn4TfkihiFrMBDYUtxvMH19u3PmOPDR8t93O?=
=?us-ascii?Q?2T1COVAA6YabyW0N2Nrn1cayy0UVyG0/Xq9L2ul2CflP/jFiZ88z2N+26+se?=
=?us-ascii?Q?JwG0DhqDOgWAfesXMQE1ebYp24pfc7Q5dM0m/m2NsVu+hBk3ZoK6ZemK2SdB?=
=?us-ascii?Q?a8f69JWW6cnHSGGPduyBXrcSTkA4aw0/I1moZ49DTZbbt?=
X-Microsoft-Antispam-Message-Info: aaEglMRY14lIRFXlmec+852Hqaggl7R7h6QKOpDujHE9Il6GR86n1bmSEOmmGFbKxOQ4HtzTdR3NfZSy0mWdYt5LhR6JxHAPypQOiUxOpRcEyVDHfVgawcy4B0lUZnbhtB/YBdVOa9qaFIUnru6eo5Mc2/G9mhZAkLg2MnArIc6ezG7ZtLdb/eIeaLLfJQPWvmVNtekLRgghGJV5UluRruROhIzkLLIdfs1VFEQ0LfYZJ8Y16JMWVNpg8bH1YsaqODMK3vwB07SCChvP3FrYkfJM8tTvZEzYyVbhx+F+1nwHjpp6YMPFNCls88IQI0GV4Fyf9G1I5F/F4vFlD17sRggv5V9JHu6ykbOBf8izXqH/izTBOj11EyS8BXcbmkD6bWbTLuWyVPHofHeOR2F6Og6Ue+PPAlLokZ9bj/DE2ME0Ek+TXgxY1o22Bfb6VKi8cYId3VoTiiYW/k8mFpZBcd45h+WndcZi3W0tr/No61o5rOvHWeZX972kqwtpSbaZGkFBo9QEvoTqC0BAH8S09qF4DAntUrJQSCWNiss4CjY=
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
6:bbiS8/3YHffsd1KYZb4BwDovKPbkklXH/Y7w2AjR6KqI6ycWtd3xF3I3QubsmQkNV9H/mikrhMxo/nosqE8ZCQ5GT6O05Ph4WCK8lAxDC6M0CAztwhwRmOpW1nb2FqfBgUl5lKq6SydvviftSwkp79SBRzV43QTOSY/n6CuvZAfjoaNhrhwo3o2RZWRhXpHiEfcsag3Z9VU5gZ5VESBSM7giWOCrtf4riJDh9saTZUY/vP8a/WtWZFjmyJLR8gO8kCPbWdkaqlWpaJvPej0Y1QG5gOCPJVzjZ4hsRxBYDkSBBXLGsfN/N2juWigdtUDCwLoU0iJefPhgAgCHcEXSX/MMdSm32hOgS6o3GMWL0Xg4BimykzRvbqyvxZln+WST/Z5g27+3ehqK+hdNpNz5MnlRO7J8hZGH/WsamXYVdQ1gvlNUC23jb23fyU+EZ1z5J6IMIqRHJjogipEEeyHC1/9ZxPUJHNWeER672jDssKNKDpXG8pDxQOF8ayZHKBzC;
5:Rxq0hAv7wlQ/uxqhKJIBY0EPyDH/XsceeTzwI4wA5P7UsysHGDWTnZduB0W4PT9XqaCO4NhOvKabsFy/gRAbo5IY+6CXWsd+yyTwWXC4joM1JVHT9X6TKbVoJqxd/clOUoZQDv0mY5AKv4YDy3Z/dEaLV3pctoSwJUmZcomZqvU=;
24:LLSGY48m3TQ2gseWilbhOMna0S5oviGWmTd6P/+44XukuB6mDsopzVbmZTtILt/aNjDwEF0EzH5yLt2BFuBfZg==
SpamDiagnosticOutput: 1:22
X-Microsoft-Exchange-Diagnostics: 1; HE1PR0401MB2427;
7:WWOt4IUqzuk/eCtlWn4Q9Dp3Dpm7EUiOLqA4K9QVgC0r1U+UVgoy5VVLzo+trKMKDr8BiqrLKv9pmsjbKg7QaWbtUWQElGX9OjGir0lYBeahSuhnNq4JtgKon8O1h+NY8m3zkm7l5gRr2n2GJZaCoFUDr24taFlsyz3PpfC/xl7FDoE7kafhC33CBfuK+e2uw89mbHO+9CY0SDO00W6DiKF6QR6gS7VaOwlPVdwA1+Mxe9iZMh6a259qhrKYzHyE
X-MS-Office365-Filtering-Correlation-Id: c4ecef50-acd0-4149-73ed-08d5af4a39d9
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 May 2018 09:59:26.3754 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: c4ecef50-acd0-4149-73ed-08d5af4a39d9
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR0401MB2427
Subject: [dpdk-dev] [PATCH v5 5/8] raw/dpaa2_qdma: introduce the DPAA2 QDMA
driver
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://dpdk.org/ml/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://dpdk.org/ml/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Tue, 01 May 2018 09:59:29 -0000
DPAA2 QDMA driver uses MC DPDMAI object. This driver enables
the user (app) to perform data DMA without involving CPU in
the DMA process
Signed-off-by: Nipun Gupta <nipun.gupta@nxp.com>
---
MAINTAINERS | 8 +
config/common_base | 5 +
config/common_linuxapp | 1 +
drivers/raw/Makefile | 3 +
drivers/raw/dpaa2_qdma/Makefile | 34 +++
drivers/raw/dpaa2_qdma/dpaa2_qdma.c | 294 +++++++++++++++++++++
drivers/raw/dpaa2_qdma/dpaa2_qdma.h | 66 +++++
drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h | 46 ++++
drivers/raw/dpaa2_qdma/meson.build | 7 +
.../raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map | 4 +
drivers/raw/meson.build | 2 +-
mk/rte.app.mk | 3 +
12 files changed, 472 insertions(+), 1 deletion(-)
create mode 100644 drivers/raw/dpaa2_qdma/Makefile
create mode 100644 drivers/raw/dpaa2_qdma/dpaa2_qdma.c
create mode 100644 drivers/raw/dpaa2_qdma/dpaa2_qdma.h
create mode 100644 drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h
create mode 100644 drivers/raw/dpaa2_qdma/meson.build
create mode 100644 drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
diff --git a/MAINTAINERS b/MAINTAINERS
index ce06e93..5ca021d 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -805,6 +805,14 @@ F: doc/guides/cryptodevs/zuc.rst
F: doc/guides/cryptodevs/features/zuc.ini
+Rawdev Drivers
+--------------
+
+NXP DPAA2 QDMA
+M: Nipun Gupta <nipun.gupta@nxp.com>
+F: drivers/raw/dpaa2_qdma/
+
+
Eventdev Drivers
----------------
M: Jerin Jacob <jerin.jacob@caviumnetworks.com>
diff --git a/config/common_base b/config/common_base
index 03a8688..9b48bcb 100644
--- a/config/common_base
+++ b/config/common_base
@@ -618,6 +618,11 @@ CONFIG_RTE_RAWDEV_MAX_DEVS=10
CONFIG_RTE_LIBRTE_PMD_SKELETON_RAWDEV=y
#
+# Compile PMD for NXP DPAA2 QDMA raw device
+#
+CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV=n
+
+#
# Compile librte_ring
#
CONFIG_RTE_LIBRTE_RING=y
diff --git a/config/common_linuxapp b/config/common_linuxapp
index 14e56cb..21b3fe3 100644
--- a/config/common_linuxapp
+++ b/config/common_linuxapp
@@ -38,3 +38,4 @@ CONFIG_RTE_LIBRTE_DPAA2_MEMPOOL=y
CONFIG_RTE_LIBRTE_DPAA2_PMD=y
CONFIG_RTE_LIBRTE_PMD_DPAA2_EVENTDEV=y
CONFIG_RTE_LIBRTE_PMD_DPAA2_SEC=y
+CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV=y
diff --git a/drivers/raw/Makefile b/drivers/raw/Makefile
index da7c8b4..0f2b076 100644
--- a/drivers/raw/Makefile
+++ b/drivers/raw/Makefile
@@ -5,5 +5,8 @@ include $(RTE_SDK)/mk/rte.vars.mk
# DIRS-$(<configuration>) += <directory>
DIRS-$(CONFIG_RTE_LIBRTE_PMD_SKELETON_RAWDEV) += skeleton_rawdev
+ifeq ($(CONFIG_RTE_EAL_VFIO)$(CONFIG_RTE_LIBRTE_FSLMC_BUS),yy)
+DIRS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV) += dpaa2_qdma
+endif
include $(RTE_SDK)/mk/rte.subdir.mk
diff --git a/drivers/raw/dpaa2_qdma/Makefile b/drivers/raw/dpaa2_qdma/Makefile
new file mode 100644
index 0000000..3b5a45a
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/Makefile
@@ -0,0 +1,34 @@
+# SPDX-License-Identifier: BSD-3-Clause
+# Copyright 2018 NXP
+
+include $(RTE_SDK)/mk/rte.vars.mk
+
+#
+# library name
+#
+LIB = librte_pmd_dpaa2_qdma.a
+
+CFLAGS += -DALLOW_EXPERIMENTAL_API
+CFLAGS += -O3
+CFLAGS += $(WERROR_FLAGS)
+
+CFLAGS += -I$(RTE_SDK)/lib/librte_eal/linuxapp/eal
+CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc
+CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc/qbman/include
+
+LDLIBS += -lrte_bus_fslmc
+LDLIBS += -lrte_eal
+LDLIBS += -lrte_mempool
+LDLIBS += -lrte_rawdev
+LDLIBS += -lrte_ring
+
+EXPORT_MAP := rte_pmd_dpaa2_qdma_version.map
+
+LIBABIVER := 1
+
+#
+# all source are stored in SRCS-y
+#
+SRCS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV) += dpaa2_qdma.c
+
+include $(RTE_SDK)/mk/rte.lib.mk
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma.c b/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
new file mode 100644
index 0000000..9288350
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
@@ -0,0 +1,294 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#include <string.h>
+
+#include <rte_eal.h>
+#include <rte_fslmc.h>
+#include <rte_atomic.h>
+#include <rte_lcore.h>
+#include <rte_rawdev.h>
+#include <rte_rawdev_pmd.h>
+#include <rte_malloc.h>
+#include <rte_ring.h>
+#include <rte_mempool.h>
+
+#include <mc/fsl_dpdmai.h>
+#include <portal/dpaa2_hw_pvt.h>
+#include <portal/dpaa2_hw_dpio.h>
+
+#include "dpaa2_qdma.h"
+#include "dpaa2_qdma_logs.h"
+
+/* Dynamic log type identifier */
+int dpaa2_qdma_logtype;
+
+/* QDMA device */
+static struct qdma_device qdma_dev;
+
+/* QDMA H/W queues list */
+TAILQ_HEAD(qdma_hw_queue_list, qdma_hw_queue);
+static struct qdma_hw_queue_list qdma_queue_list
+ = TAILQ_HEAD_INITIALIZER(qdma_queue_list);
+
+static const struct rte_rawdev_ops dpaa2_qdma_ops;
+
+static int
+add_hw_queues_to_list(struct dpaa2_dpdmai_dev *dpdmai_dev)
+{
+ struct qdma_hw_queue *queue;
+ int i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ for (i = 0; i < dpdmai_dev->num_queues; i++) {
+ queue = rte_zmalloc(NULL, sizeof(struct qdma_hw_queue), 0);
+ if (!queue) {
+ DPAA2_QDMA_ERR(
+ "Memory allocation failed for QDMA queue");
+ return -ENOMEM;
+ }
+
+ queue->dpdmai_dev = dpdmai_dev;
+ queue->queue_id = i;
+
+ TAILQ_INSERT_TAIL(&qdma_queue_list, queue, next);
+ qdma_dev.num_hw_queues++;
+ }
+
+ return 0;
+}
+
+static void
+remove_hw_queues_from_list(struct dpaa2_dpdmai_dev *dpdmai_dev)
+{
+ struct qdma_hw_queue *queue = NULL;
+ struct qdma_hw_queue *tqueue = NULL;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ TAILQ_FOREACH_SAFE(queue, &qdma_queue_list, next, tqueue) {
+ if (queue->dpdmai_dev == dpdmai_dev) {
+ TAILQ_REMOVE(&qdma_queue_list, queue, next);
+ rte_free(queue);
+ queue = NULL;
+ }
+ }
+}
+
+static int
+dpaa2_dpdmai_dev_uninit(struct rte_rawdev *rawdev)
+{
+ struct dpaa2_dpdmai_dev *dpdmai_dev = rawdev->dev_private;
+ int ret, i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ if (rte_eal_process_type() != RTE_PROC_PRIMARY)
+ return 0;
+
+ /* Remove HW queues from global list */
+ remove_hw_queues_from_list(dpdmai_dev);
+
+ ret = dpdmai_disable(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token);
+ if (ret)
+ DPAA2_QDMA_ERR("dmdmai disable failed");
+
+ /* Set up the DQRR storage for Rx */
+ for (i = 0; i < DPDMAI_PRIO_NUM; i++) {
+ struct dpaa2_queue *rxq = &(dpdmai_dev->rx_queue[i]);
+
+ if (rxq->q_storage) {
+ dpaa2_free_dq_storage(rxq->q_storage);
+ rte_free(rxq->q_storage);
+ }
+ }
+
+ /* Close the device at underlying layer*/
+ ret = dpdmai_close(&dpdmai_dev->dpdmai, CMD_PRI_LOW, dpdmai_dev->token);
+ if (ret)
+ DPAA2_QDMA_ERR("Failure closing dpdmai device");
+
+ return 0;
+}
+
+static int
+dpaa2_dpdmai_dev_init(struct rte_rawdev *rawdev, int dpdmai_id)
+{
+ struct dpaa2_dpdmai_dev *dpdmai_dev = rawdev->dev_private;
+ struct dpdmai_rx_queue_cfg rx_queue_cfg;
+ struct dpdmai_attr attr;
+ struct dpdmai_rx_queue_attr rx_attr;
+ struct dpdmai_tx_queue_attr tx_attr;
+ int ret, i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /* For secondary processes, the primary has done all the work */
+ if (rte_eal_process_type() != RTE_PROC_PRIMARY)
+ return 0;
+
+ /* Open DPDMAI device */
+ dpdmai_dev->dpdmai_id = dpdmai_id;
+ dpdmai_dev->dpdmai.regs = rte_mcp_ptr_list[MC_PORTAL_INDEX];
+ ret = dpdmai_open(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->dpdmai_id, &dpdmai_dev->token);
+ if (ret) {
+ DPAA2_QDMA_ERR("dpdmai_open() failed with err: %d", ret);
+ return ret;
+ }
+
+ /* Get DPDMAI attributes */
+ ret = dpdmai_get_attributes(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token, &attr);
+ if (ret) {
+ DPAA2_QDMA_ERR("dpdmai get attributes failed with err: %d",
+ ret);
+ goto init_err;
+ }
+ dpdmai_dev->num_queues = attr.num_of_priorities;
+
+ /* Set up Rx Queues */
+ for (i = 0; i < attr.num_of_priorities; i++) {
+ struct dpaa2_queue *rxq;
+
+ memset(&rx_queue_cfg, 0, sizeof(struct dpdmai_rx_queue_cfg));
+ ret = dpdmai_set_rx_queue(&dpdmai_dev->dpdmai,
+ CMD_PRI_LOW,
+ dpdmai_dev->token,
+ i, &rx_queue_cfg);
+ if (ret) {
+ DPAA2_QDMA_ERR("Setting Rx queue failed with err: %d",
+ ret);
+ goto init_err;
+ }
+
+ /* Allocate DQ storage for the DPDMAI Rx queues */
+ rxq = &(dpdmai_dev->rx_queue[i]);
+ rxq->q_storage = rte_malloc("dq_storage",
+ sizeof(struct queue_storage_info_t),
+ RTE_CACHE_LINE_SIZE);
+ if (!rxq->q_storage) {
+ DPAA2_QDMA_ERR("q_storage allocation failed");
+ ret = -ENOMEM;
+ goto init_err;
+ }
+
+ memset(rxq->q_storage, 0, sizeof(struct queue_storage_info_t));
+ ret = dpaa2_alloc_dq_storage(rxq->q_storage);
+ if (ret) {
+ DPAA2_QDMA_ERR("dpaa2_alloc_dq_storage failed");
+ goto init_err;
+ }
+ }
+
+ /* Get Rx and Tx queues FQID's */
+ for (i = 0; i < DPDMAI_PRIO_NUM; i++) {
+ ret = dpdmai_get_rx_queue(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token, i, &rx_attr);
+ if (ret) {
+ DPAA2_QDMA_ERR("Reading device failed with err: %d",
+ ret);
+ goto init_err;
+ }
+ dpdmai_dev->rx_queue[i].fqid = rx_attr.fqid;
+
+ ret = dpdmai_get_tx_queue(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token, i, &tx_attr);
+ if (ret) {
+ DPAA2_QDMA_ERR("Reading device failed with err: %d",
+ ret);
+ goto init_err;
+ }
+ dpdmai_dev->tx_queue[i].fqid = tx_attr.fqid;
+ }
+
+ /* Enable the device */
+ ret = dpdmai_enable(&dpdmai_dev->dpdmai, CMD_PRI_LOW,
+ dpdmai_dev->token);
+ if (ret) {
+ DPAA2_QDMA_ERR("Enabling device failed with err: %d", ret);
+ goto init_err;
+ }
+
+ /* Add the HW queue to the global list */
+ ret = add_hw_queues_to_list(dpdmai_dev);
+ if (ret) {
+ DPAA2_QDMA_ERR("Adding H/W queue to list failed");
+ goto init_err;
+ }
+ DPAA2_QDMA_DEBUG("Initialized dpdmai object successfully");
+
+ return 0;
+init_err:
+ dpaa2_dpdmai_dev_uninit(rawdev);
+ return ret;
+}
+
+static int
+rte_dpaa2_qdma_probe(struct rte_dpaa2_driver *dpaa2_drv,
+ struct rte_dpaa2_device *dpaa2_dev)
+{
+ struct rte_rawdev *rawdev;
+ int ret;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ rawdev = rte_rawdev_pmd_allocate(dpaa2_dev->device.name,
+ sizeof(struct dpaa2_dpdmai_dev),
+ rte_socket_id());
+ if (!rawdev) {
+ DPAA2_QDMA_ERR("Unable to allocate rawdevice");
+ return -EINVAL;
+ }
+
+ dpaa2_dev->rawdev = rawdev;
+ rawdev->dev_ops = &dpaa2_qdma_ops;
+ rawdev->device = &dpaa2_dev->device;
+ rawdev->driver_name = dpaa2_drv->driver.name;
+
+ /* Invoke PMD device initialization function */
+ ret = dpaa2_dpdmai_dev_init(rawdev, dpaa2_dev->object_id);
+ if (ret) {
+ rte_rawdev_pmd_release(rawdev);
+ return ret;
+ }
+
+ return 0;
+}
+
+static int
+rte_dpaa2_qdma_remove(struct rte_dpaa2_device *dpaa2_dev)
+{
+ struct rte_rawdev *rawdev = dpaa2_dev->rawdev;
+ int ret;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ dpaa2_dpdmai_dev_uninit(rawdev);
+
+ ret = rte_rawdev_pmd_release(rawdev);
+ if (ret)
+ DPAA2_QDMA_ERR("Device cleanup failed");
+
+ return 0;
+}
+
+static struct rte_dpaa2_driver rte_dpaa2_qdma_pmd = {
+ .drv_type = DPAA2_QDMA,
+ .probe = rte_dpaa2_qdma_probe,
+ .remove = rte_dpaa2_qdma_remove,
+};
+
+RTE_PMD_REGISTER_DPAA2(dpaa2_qdma, rte_dpaa2_qdma_pmd);
+
+RTE_INIT(dpaa2_qdma_init_log);
+static void
+dpaa2_qdma_init_log(void)
+{
+ dpaa2_qdma_logtype = rte_log_register("pmd.raw.dpaa2.qdma");
+ if (dpaa2_qdma_logtype >= 0)
+ rte_log_set_level(dpaa2_qdma_logtype, RTE_LOG_INFO);
+}
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma.h b/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
new file mode 100644
index 0000000..8b3b1b9
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
@@ -0,0 +1,66 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#ifndef __DPAA2_QDMA_H__
+#define __DPAA2_QDMA_H__
+
+/**
+ * Represents a QDMA device.
+ * A single QDMA device exists which is combination of multiple DPDMAI rawdev's.
+ */
+struct qdma_device {
+ /** total number of hw queues. */
+ uint16_t num_hw_queues;
+ /**
+ * Maximum number of hw queues to be alocated per core.
+ * This is limited by MAX_HW_QUEUE_PER_CORE
+ */
+ uint16_t max_hw_queues_per_core;
+ /** Maximum number of VQ's */
+ uint16_t max_vqs;
+ /** mode of operation - physical(h/w) or virtual */
+ uint8_t mode;
+ /** Device state - started or stopped */
+ uint8_t state;
+ /** FLE pool for the device */
+ struct rte_mempool *fle_pool;
+ /** FLE pool size */
+ int fle_pool_count;
+ /** A lock to QDMA device whenever required */
+ rte_spinlock_t lock;
+};
+
+/** Represents a QDMA H/W queue */
+struct qdma_hw_queue {
+ /** Pointer to Next instance */
+ TAILQ_ENTRY(qdma_hw_queue) next;
+ /** DPDMAI device to communicate with HW */
+ struct dpaa2_dpdmai_dev *dpdmai_dev;
+ /** queue ID to communicate with HW */
+ uint16_t queue_id;
+ /** Associated lcore id */
+ uint32_t lcore_id;
+ /** Number of users of this hw queue */
+ uint32_t num_users;
+};
+
+/** Represents a DPDMAI raw device */
+struct dpaa2_dpdmai_dev {
+ /** Pointer to Next device instance */
+ TAILQ_ENTRY(dpaa2_qdma_device) next;
+ /** handle to DPDMAI object */
+ struct fsl_mc_io dpdmai;
+ /** HW ID for DPDMAI object */
+ uint32_t dpdmai_id;
+ /** Tocken of this device */
+ uint16_t token;
+ /** Number of queue in this DPDMAI device */
+ uint8_t num_queues;
+ /** RX queues */
+ struct dpaa2_queue rx_queue[DPDMAI_PRIO_NUM];
+ /** TX queues */
+ struct dpaa2_queue tx_queue[DPDMAI_PRIO_NUM];
+};
+
+#endif /* __DPAA2_QDMA_H__ */
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h b/drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h
new file mode 100644
index 0000000..fafe352
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma_logs.h
@@ -0,0 +1,46 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#ifndef __DPAA2_QDMA_LOGS_H__
+#define __DPAA2_QDMA_LOGS_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+extern int dpaa2_qdma_logtype;
+
+#define DPAA2_QDMA_LOG(level, fmt, args...) \
+ rte_log(RTE_LOG_ ## level, dpaa2_qdma_logtype, "dpaa2_qdma: " \
+ fmt "\n", ## args)
+
+#define DPAA2_QDMA_DEBUG(fmt, args...) \
+ rte_log(RTE_LOG_DEBUG, dpaa2_qdma_logtype, "dpaa2_qdma: %s(): " \
+ fmt "\n", __func__, ## args)
+
+#define DPAA2_QDMA_FUNC_TRACE() DPAA2_QDMA_LOG(DEBUG, ">>")
+
+#define DPAA2_QDMA_INFO(fmt, args...) \
+ DPAA2_QDMA_LOG(INFO, fmt, ## args)
+#define DPAA2_QDMA_ERR(fmt, args...) \
+ DPAA2_QDMA_LOG(ERR, fmt, ## args)
+#define DPAA2_QDMA_WARN(fmt, args...) \
+ DPAA2_QDMA_LOG(WARNING, fmt, ## args)
+
+/* DP Logs, toggled out at compile time if level lower than current level */
+#define DPAA2_QDMA_DP_LOG(level, fmt, args...) \
+ RTE_LOG_DP(level, PMD, "dpaa2_qdma: " fmt "\n", ## args)
+
+#define DPAA2_QDMA_DP_DEBUG(fmt, args...) \
+ DPAA2_QDMA_DP_LOG(DEBUG, fmt, ## args)
+#define DPAA2_QDMA_DP_INFO(fmt, args...) \
+ DPAA2_QDMA_DP_LOG(INFO, fmt, ## args)
+#define DPAA2_QDMA_DP_WARN(fmt, args...) \
+ DPAA2_QDMA_DP_LOG(WARNING, fmt, ## args)
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __DPAA2_QDMA_LOGS_H__ */
diff --git a/drivers/raw/dpaa2_qdma/meson.build b/drivers/raw/dpaa2_qdma/meson.build
new file mode 100644
index 0000000..cf14c01
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/meson.build
@@ -0,0 +1,7 @@
+# SPDX-License-Identifier: BSD-3-Clause
+# Copyright 2018 NXP
+
+deps += ['rawdev', 'bus_fslmc', 'ring']
+sources = files('dpaa2_qdma.c')
+
+allow_experimental_apis = true
diff --git a/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
new file mode 100644
index 0000000..33d2379
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
@@ -0,0 +1,4 @@
+EXPERIMENTAL {
+
+ local: *;
+};
diff --git a/drivers/raw/meson.build b/drivers/raw/meson.build
index 24c82ff..1b298f8 100644
--- a/drivers/raw/meson.build
+++ b/drivers/raw/meson.build
@@ -1,7 +1,7 @@
# SPDX-License-Identifier: BSD-3-Clause
# Copyright 2018 NXP
-drivers = ['skeleton_rawdev']
+drivers = ['skeleton_rawdev', 'dpaa2_qdma']
std_deps = ['rawdev']
config_flag_fmt = 'RTE_LIBRTE_PMD_@0@_RAWDEV'
driver_name_fmt = 'rte_pmd_@0@'
diff --git a/mk/rte.app.mk b/mk/rte.app.mk
index 29a2a60..26a6b0c 100644
--- a/mk/rte.app.mk
+++ b/mk/rte.app.mk
@@ -251,6 +251,9 @@ endif # CONFIG_RTE_LIBRTE_EVENTDEV
ifeq ($(CONFIG_RTE_LIBRTE_RAWDEV),y)
_LDLIBS-$(CONFIG_RTE_LIBRTE_PMD_SKELETON_RAWDEV) += -lrte_pmd_skeleton_rawdev
+ifeq ($(CONFIG_RTE_EAL_VFIO)$(CONFIG_RTE_LIBRTE_FSLMC_BUS),yy)
+_LDLIBS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV) += -lrte_pmd_dpaa2_qdma
+endif # CONFIG_RTE_LIBRTE_FSLMC_BUS
endif # CONFIG_RTE_LIBRTE_RAWDEV
--
1.9.1