From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <nipun.gupta@nxp.com>
Received: from EUR01-VE1-obe.outbound.protection.outlook.com
(mail-ve1eur01on0064.outbound.protection.outlook.com [104.47.1.64])
by dpdk.org (Postfix) with ESMTP id B6EE947CD
for <dev@dpdk.org>; Wed, 2 May 2018 19:10:33 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
bh=vtuLQ838hyK+fNbWxiAqs9vwQt5ZZ4mU+WxbXgvuN/w=;
b=uqKWGAEJH57NOJ0G2oFmvwrX1igILZ/boFdZGGIX1wEvqGC6Hj7VRGjlT6rWNpVFsHOO3LANWEUaOF/l7GBm5+L/y9fCMUe4/gaX7iN2dPY8PnirJWA/EVB2LwDGQ+TSe+NzYg9bGLmNpqTmALkBdBCxWUau4hqLhiLSG82S5Rw=
Authentication-Results: spf=none (sender IP is )
smtp.mailfrom=nipun.gupta@nxp.com;
Received: from b27504-OptiPlex-790.ap.freescale.net (14.142.187.166) by
VI1PR0401MB2431.eurprd04.prod.outlook.com (2603:10a6:800:2a::24) with
Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.696.13; Wed, 2
May 2018 17:10:31 +0000
From: Nipun Gupta <nipun.gupta@nxp.com>
To: thomas@monjalon.net,
hemant.agrawal@nxp.com,
shreyansh.jain@nxp.com
Cc: dev@dpdk.org,
Nipun Gupta <nipun.gupta@nxp.com>
Date: Wed, 2 May 2018 22:39:30 +0530
Message-Id: <1525280972-27736-7-git-send-email-nipun.gupta@nxp.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1525280972-27736-1-git-send-email-nipun.gupta@nxp.com>
References: <1525168731-30912-1-git-send-email-nipun.gupta@nxp.com>
<1525280972-27736-1-git-send-email-nipun.gupta@nxp.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [14.142.187.166]
X-ClientProxiedBy: MAXPR0101CA0016.INDPRD01.PROD.OUTLOOK.COM
(2603:1096:a00:c::26) To VI1PR0401MB2431.eurprd04.prod.outlook.com
(2603:10a6:800:2a::24)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
RULEID:(7020095)(4652020)(48565401081)(5600026)(4534165)(7168020)(4627221)(201703031133081)(201702281549075)(2017052603328)(7153060)(7193020);
SRVR:VI1PR0401MB2431;
X-Microsoft-Exchange-Diagnostics: 1; VI1PR0401MB2431;
3:3IwaFcfgdvfCfnWp59Hfb7BXuFjEeYeoosV/BawL0yNTGvc1b9MN9dDcMQXF+cGEWzsZNA3u2K2bIn2syU27Ecgef+FtF5taY3KxYUhTeLTOodRVT8uhx5oUodaJlWH2TRbff63vhzUWVjHd5sMFdjFEQxoqD4P8pisSJVm/V6lBUiDLvtmAXBeu2P8k0WBRmmSn7wb88up5yU4JROqmXdf9O/r76yGTuQtUif46oxVXB6ZjOJ8dd7OYYYflLQZs;
25:/7nulNDmP2L16Jbv2sLVp9fxNmzvKcBIIrf1ofi5eWoaNTLGnyhwEu8N8+BK4kG5OmOObNVl+lRLxYlN3GRGvPejdIKItadRnmajccskPYVaE3FScfkZESBvfwtEipgGs2BJRgBd6iyBORyU3obUBf+jdkDYDkISZfgepi6yC3vy3/kPcD0ud6j2i90NsCBi8K1JDaVaNDYiDroYVMAgxkQaXYwib91cMfeOJZ3N4zt0LbprVD5HgBw2AXvtStPrP/sNcucdoQee/hH6hu+JWHIj7KO0SneSNMgK85UfhgojvyxzDw2Cog3SXiJmLJuwssKl9G9ooRt/Wtb6OJz+dw==;
31:+XELNOeX+MZ2Oj1Hk39jiySpqdGcFs9zUe70V4gzBF/4sQbzOUzUwvHu9yme3mLcRYToPrWeEYO6Rpk7ckfyuIXdpvQcuuPtkNfgYvma0oFpXYluorXD3snGJQLsDg6fmWZdG1HdMlDCXxJjt5oY64vxw1/vrt+J57otHQA+GPC11JqkStw6Co7sbMKacibtZyHiar+ayBHg5RzWmQyHUhpM0r3RZyjbzPCo8FFsJMQ=
X-MS-TrafficTypeDiagnostic: VI1PR0401MB2431:
X-Microsoft-Exchange-Diagnostics: 1; VI1PR0401MB2431;
20:4UVeCxJ2jXXAQNgaamesAYUPcI2I0bfFq0QNvf1+6EBh/86Fp1CvyM1NAZQbDPHeKBKZ4p1B9eMbQZGF3pX17hrN3Cd+2M0jtQgxMCOgLa42KTyOi6n+xIzm2A2TWAIA3CCVidZzxAC9kkpQiGOXbcglQ+onPGI6UZQOM9hYbSnX5II3Xd5jOWxc04ku2KVhj6tS6a8dh/fvK6bPfGahB7az0IILyYlGUIien6M3vBYl+jS1qV+C7xh0JhKWmpVewGb2Komba55Tl1jIou2fLgGtq56Nj9+GtWdzLzV1jtpKrsyoW4NfJRGUtH6UBBOhkSHkqSrG1SCQfKz3XeJMK6oDl+rn8g/FXOOPVjCAc/tSKdGSo0JnYREiwjNB3u2P36AdH1tfucZ6D7yT0Wx+EvYlXdKPxUvwdiy5smy5B5DlZdhHDvUfHMyouekoRDnExpaKvTbtLgRrt7p3tDBengJWmVuLSDWQQVxqmwX7JNiHVef+xkzaH+jgQ/g79mtv;
4:OGVEO9T6aYu/E3t5ZOSjcSU2gpK/j+PgQllxL9GAX8FTrLbXG1Uj4EMFBhMCitVyDctwilzQSrALoV0CwtByRtsH5nZPW20E8saH/Z0HMrjLC3U6X3inE9lkh0l7m8BszxG82Z20SsGfskbCobzFc9aZb54dk4yGUOW/K/RXK5o3erGmYsJTX8SHQERSMWEB3y89o5VoFAFkO1+Q0NWzi/ZLhzAWxJYxgK92byMhb+JlE5lyhgceDWGRpBvRpC316bGvXtTbJIwNGHoQPOJJaT1iWDDEZd8kM+YSx/o4K8ahouql51aeHeY8AR0MR1Vk
X-Microsoft-Antispam-PRVS: <VI1PR0401MB2431F0F5DE26FAA7FF18FE90E6800@VI1PR0401MB2431.eurprd04.prod.outlook.com>
X-Exchange-Antispam-Report-Test: UriScan:(185117386973197);
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(10201501046)(3002001)(3231254)(944501410)(52105095)(93006095)(93001095)(6055026)(6041310)(20161123562045)(20161123560045)(20161123558120)(20161123564045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(6072148)(201708071742011);
SRVR:VI1PR0401MB2431; BCL:0; PCL:0; RULEID:; SRVR:VI1PR0401MB2431;
X-Forefront-PRVS: 06607E485E
X-Forefront-Antispam-Report: SFV:NSPM;
SFS:(10009020)(39860400002)(366004)(39380400002)(376002)(346002)(396003)(189003)(199004)(106356001)(2616005)(305945005)(6636002)(16526019)(50466002)(7736002)(5660300001)(48376002)(6486002)(25786009)(478600001)(53936002)(105586002)(97736004)(551934003)(4326008)(59450400001)(44832011)(186003)(26005)(47776003)(8676002)(956004)(52116002)(81156014)(5009440100003)(51416003)(386003)(486006)(476003)(6512007)(2906002)(8936002)(3846002)(6506007)(68736007)(6116002)(66066001)(446003)(11346002)(76176011)(36756003)(16586007)(316002)(55236004)(86362001)(81166006)(50226002)(110426005);
DIR:OUT; SFP:1101; SCL:1; SRVR:VI1PR0401MB2431;
H:b27504-OptiPlex-790.ap.freescale.net; FPR:; SPF:None; LANG:en;
PTR:InfoNoRecords; MX:1; A:1;
Received-SPF: None (protection.outlook.com: nxp.com does not designate
permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; VI1PR0401MB2431;
23:U4fcoDDyGI9qYLtlKB5xG3DNZDza9MwpR/SQpNx?=
=?us-ascii?Q?wAyfDn3v8yqgshS/NkKF8wBqnMk12LAPxKEHB9E5mYON0sJhutI7ioNFnDRH?=
=?us-ascii?Q?wznljYojzRh1cnPNqtFxwBWk3u+Z7wE3ZuKiDdpPLjALk4qIAhEHPRZMUnF5?=
=?us-ascii?Q?7nrbQIfs20PcUOZjijWQrM22s4lVmaQaFwY1aGOphR3Dy5UgN+fi0JccVQZ4?=
=?us-ascii?Q?XPc/3m2HepQQwSfL4Xp3699Y4nda7UGbX9KJ1cXBmLtWcx91sQ2B7dOMBP3W?=
=?us-ascii?Q?Y5SpFg0ASP4WKHjkrLNGc8j8SGOmRUcnn2gMZ3tCY8/UmLEFBdtttmxuZpqv?=
=?us-ascii?Q?PROoEc9NHVxKPoyfgNK5lM24d2Y6Ao67MucLCZL2HrAs8hx38TmIzMDQMhIj?=
=?us-ascii?Q?+tYdEIXWW6SalgS4xt5GvGIMaAQmiWultHdAmFkFhO3gOj+FIZvB+BU6XerR?=
=?us-ascii?Q?DdU5dXZcFNbm1H0N3q17c4qLCrN8JYkxIY9RMhrT+28Du6qdpnDPfzKhFAy8?=
=?us-ascii?Q?qy+MwQNH9NVIU+aKBzfcIFojLqvi8y34B3p34+k+U27iFsugYfO2yl0ureSF?=
=?us-ascii?Q?0NR6DTV2guS+qr+jxyh7OPazK2l1jMTJqpRrAyZVQteUnlVZlPiHcVRphW09?=
=?us-ascii?Q?+tietILuDxjUUQiDQH0LC94nK8wtZDVIk0mi+q4xtzC/vJJgRox98e02QkHh?=
=?us-ascii?Q?MQoSMHQDpL9sQ1iRSo9cgOhIG8Y48igTqFb4akfJdOpob0FN4CGArhT242lS?=
=?us-ascii?Q?d7GB2Vgw7FNMy2uru2ZA+WydHWK750F/foSVCVjNJGDe5tWyGp8ffb6A2Kxx?=
=?us-ascii?Q?WTlHQCnQVIK2KcUPJ3w+85BUzU1beoDHnTVUk55uEoQyqS+MKm8CjLuHjmMj?=
=?us-ascii?Q?ulI7MKOmpYvkusG6px3zZfWyZiurqM/GZzjljn7h1wnpjSIoyDTtpUfUL+t9?=
=?us-ascii?Q?pUbGEH5SmMP4o1AVgm3JDZnplY6bCEzE17pD98jsCoDsfe30exrNIBbwo2lu?=
=?us-ascii?Q?+KhnMamiK3eK1XLVbF3HE4RnFXi9BCSDu3ngXJmaWMIUlN61Oq+9vHOy6Sqv?=
=?us-ascii?Q?ZT76zSa9GEuLAMDA6YkOJoJFgWA4In4/7GPMEc/pW94ZDsCGnwSJITH35+N3?=
=?us-ascii?Q?z2ANt44yzmuiXPZR/L1NSVSBeUFF18NiVOx21hdd0iRSMoeFubT1+LOv3wJi?=
=?us-ascii?Q?c+HRCcPFEUhEPWzBfjIoaOL1+M+jmw2Fklz2YwtOXNjdj6B88YprXxHfjYLv?=
=?us-ascii?Q?WGW4THzhRv6vJKw+Fu88EZ8gP7pJ5tB7YxT3Bjsgkx7OKghKxdliMRHo3mzp?=
=?us-ascii?Q?sxyrichDVCQcE0q1yIhCMTv8=3D?=
X-Microsoft-Antispam-Message-Info: Xs05gyASHsoYccP6tF4WOCj93cFQgjq4CLMlp33jKmoeo8292iXFOtxewA5zF02gvDEKeSULtvOjnG/r6dpfA3ZrCWQd4pvpgMN+W2iKX51zUEoyxoms54dbpvKggkEJWzvG/1JYjd0Qid+XIgle/klksHGP5H7aJgUtrY1gz7CGfpGbSXi97uenVqhEAmxY
X-Microsoft-Exchange-Diagnostics: 1; VI1PR0401MB2431;
6:kDgC0S1wlDM2usLE81yu9uVwpmynhtsyfOEwzTHassfI9FuGsn6vKB2gB+djIPyO+Hflq0wQasIoj325azwGcF5MWiHS5rjH1/SoEkA2rxTl0SULCmcwL7W1iP4OjF46yt+3SYMMSFN9HU7jhRgT+OI5vZhMjhFblrSgJCnv3x6yJN5M9vVTy2sVQFciSN3LDJUlPCqxMWZ0nJ2A5opF5V1eqj/RRmF1QVxuNhoeuWh74JXcFaxjER75hNGvgV4h0BFaAso7WfNBHQFGXBoeJhSvm3JJKlfXMZRENfb/Qjnh7HcMi+pirNdLFLYJJcjyXIqTmLJQXBeC8rM6XeSNksZ/Le//BVup4ZDzMh2zaDEd7FmIWEUYr8WW/H6Kzv3h5kvN3u37BRO3keZ1G2MFwR3QPCipxK8Xcdg6PWE2wAfpnipbRn/rkmI9QjTGOUj4Vea7mFepdRKgRBMnllRe9g==;
5:9Au9NZtOyXFzob0h7ekfOy8gk66twsKIAXl0pguLd/osJHMo5ad6vEl7iSQd1p/5JaqBrr8YQKgPTEHiM6tCoZSsjp1k42fY3IDOyesjXJ8B6hHSNTHXTMgkeCmFC85N/ypjYgf9QlJ+QBTGS+Yyjui9Z/2IxYCOx8+8njrZmqI=;
24:pbxVhAPfdO+LPvGJqlSsyAnQdlIO1tk/QpB/ff6PvF0MpqRfYBxcMoLxROMUcQKaGX0uFbY6rovLBLyXdyCPpK6jBWqtydXwSWwUf+2s6yI=
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-Microsoft-Exchange-Diagnostics: 1; VI1PR0401MB2431;
7:sUGSu4V4vfjPoYsKVKWr+aPBMbHIVTGqgqC18ZhqFpbbsC9R9wZFB3lovB3TQqezYaRk6jr9xM0zTn1W3qa/Dkbj2p9uRuc6qZPpHmUkuOo1kLu6Pzz9t1rhFRDB1COl3jkmCKu6jPKyeI6eRGKopWPxp1Q3qQ1ozm+gfdmFpiDMsQLUVHsYvYrQdKeBDtTIBN3dSXFx7/lStgMGtuPeWXi+OIDjAeRzgptfKh7sDgAsmQu0ISyEsHVFOGrjoWr6
X-MS-Office365-Filtering-Correlation-Id: 526e51a4-f71a-4ca9-3bbe-08d5b04f9ce7
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 May 2018 17:10:31.0816 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 526e51a4-f71a-4ca9-3bbe-08d5b04f9ce7
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2431
Subject: [dpdk-dev] [PATCH v6 6/8] raw/dpaa2_qdma: support configuration APIs
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://dpdk.org/ml/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://dpdk.org/ml/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Wed, 02 May 2018 17:10:34 -0000
Signed-off-by: Nipun Gupta <nipun.gupta@nxp.com>
Acked-by: Shreyansh Jain <shreyansh.jain@nxp.com>
---
doc/api/doxy-api-index.md | 1 +
doc/api/doxy-api.conf | 1 +
drivers/raw/dpaa2_qdma/Makefile | 2 +
drivers/raw/dpaa2_qdma/dpaa2_qdma.c | 375 +++++++++++++++++++++
drivers/raw/dpaa2_qdma/dpaa2_qdma.h | 63 ++++
drivers/raw/dpaa2_qdma/meson.build | 2 +
drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma.h | 216 ++++++++++++
.../raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map | 12 +
8 files changed, 672 insertions(+)
create mode 100644 drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma.h
diff --git a/doc/api/doxy-api-index.md b/doc/api/doxy-api-index.md
index 26ce7b4..437d903 100644
--- a/doc/api/doxy-api-index.md
+++ b/doc/api/doxy-api-index.md
@@ -38,6 +38,7 @@ The public API headers are grouped by topics:
[i40e] (@ref rte_pmd_i40e.h),
[bnxt] (@ref rte_pmd_bnxt.h),
[dpaa] (@ref rte_pmd_dpaa.h),
+ [dpaa2_qdma] (@ref rte_pmd_dpaa2_qdma.h),
[crypto_scheduler] (@ref rte_cryptodev_scheduler.h)
- **memory**:
diff --git a/doc/api/doxy-api.conf b/doc/api/doxy-api.conf
index 5686cbb..88bee03 100644
--- a/doc/api/doxy-api.conf
+++ b/doc/api/doxy-api.conf
@@ -37,6 +37,7 @@ INPUT = doc/api/doxy-api-index.md \
drivers/net/i40e \
drivers/net/ixgbe \
drivers/net/softnic \
+ drivers/raw/dpaa2_qdma \
lib/librte_eal/common/include \
lib/librte_eal/common/include/generic \
lib/librte_acl \
diff --git a/drivers/raw/dpaa2_qdma/Makefile b/drivers/raw/dpaa2_qdma/Makefile
index 3b5a45a..264eca8 100644
--- a/drivers/raw/dpaa2_qdma/Makefile
+++ b/drivers/raw/dpaa2_qdma/Makefile
@@ -31,4 +31,6 @@ LIBABIVER := 1
#
SRCS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV) += dpaa2_qdma.c
+SYMLINK-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV)-include += rte_pmd_dpaa2_qdma.h
+
include $(RTE_SDK)/mk/rte.lib.mk
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma.c b/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
index 9288350..b38a282 100644
--- a/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma.c
@@ -20,6 +20,7 @@
#include "dpaa2_qdma.h"
#include "dpaa2_qdma_logs.h"
+#include "rte_pmd_dpaa2_qdma.h"
/* Dynamic log type identifier */
int dpaa2_qdma_logtype;
@@ -32,6 +33,380 @@
static struct qdma_hw_queue_list qdma_queue_list
= TAILQ_HEAD_INITIALIZER(qdma_queue_list);
+/* QDMA Virtual Queues */
+struct qdma_virt_queue *qdma_vqs;
+
+/* QDMA per core data */
+struct qdma_per_core_info qdma_core_info[RTE_MAX_LCORE];
+
+static struct qdma_hw_queue *
+alloc_hw_queue(uint32_t lcore_id)
+{
+ struct qdma_hw_queue *queue = NULL;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /* Get a free queue from the list */
+ TAILQ_FOREACH(queue, &qdma_queue_list, next) {
+ if (queue->num_users == 0) {
+ queue->lcore_id = lcore_id;
+ queue->num_users++;
+ break;
+ }
+ }
+
+ return queue;
+}
+
+static void
+free_hw_queue(struct qdma_hw_queue *queue)
+{
+ DPAA2_QDMA_FUNC_TRACE();
+
+ queue->num_users--;
+}
+
+
+static struct qdma_hw_queue *
+get_hw_queue(uint32_t lcore_id)
+{
+ struct qdma_per_core_info *core_info;
+ struct qdma_hw_queue *queue, *temp;
+ uint32_t least_num_users;
+ int num_hw_queues, i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ core_info = &qdma_core_info[lcore_id];
+ num_hw_queues = core_info->num_hw_queues;
+
+ /*
+ * Allocate a HW queue if there are less queues
+ * than maximum per core queues configured
+ */
+ if (num_hw_queues < qdma_dev.max_hw_queues_per_core) {
+ queue = alloc_hw_queue(lcore_id);
+ if (queue) {
+ core_info->hw_queues[num_hw_queues] = queue;
+ core_info->num_hw_queues++;
+ return queue;
+ }
+ }
+
+ queue = core_info->hw_queues[0];
+ /* In case there is no queue associated with the core return NULL */
+ if (!queue)
+ return NULL;
+
+ /* Fetch the least loaded H/W queue */
+ least_num_users = core_info->hw_queues[0]->num_users;
+ for (i = 0; i < num_hw_queues; i++) {
+ temp = core_info->hw_queues[i];
+ if (temp->num_users < least_num_users)
+ queue = temp;
+ }
+
+ if (queue)
+ queue->num_users++;
+
+ return queue;
+}
+
+static void
+put_hw_queue(struct qdma_hw_queue *queue)
+{
+ struct qdma_per_core_info *core_info;
+ int lcore_id, num_hw_queues, i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /*
+ * If this is the last user of the queue free it.
+ * Also remove it from QDMA core info.
+ */
+ if (queue->num_users == 1) {
+ free_hw_queue(queue);
+
+ /* Remove the physical queue from core info */
+ lcore_id = queue->lcore_id;
+ core_info = &qdma_core_info[lcore_id];
+ num_hw_queues = core_info->num_hw_queues;
+ for (i = 0; i < num_hw_queues; i++) {
+ if (queue == core_info->hw_queues[i])
+ break;
+ }
+ for (; i < num_hw_queues - 1; i++)
+ core_info->hw_queues[i] = core_info->hw_queues[i + 1];
+ core_info->hw_queues[i] = NULL;
+ } else {
+ queue->num_users--;
+ }
+}
+
+int __rte_experimental
+rte_qdma_init(void)
+{
+ DPAA2_QDMA_FUNC_TRACE();
+
+ rte_spinlock_init(&qdma_dev.lock);
+
+ return 0;
+}
+
+void __rte_experimental
+rte_qdma_attr_get(struct rte_qdma_attr *qdma_attr)
+{
+ DPAA2_QDMA_FUNC_TRACE();
+
+ qdma_attr->num_hw_queues = qdma_dev.num_hw_queues;
+}
+
+int __rte_experimental
+rte_qdma_reset(void)
+{
+ struct qdma_hw_queue *queue;
+ int i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /* In case QDMA device is not in stopped state, return -EBUSY */
+ if (qdma_dev.state == 1) {
+ DPAA2_QDMA_ERR(
+ "Device is in running state. Stop before reset.");
+ return -EBUSY;
+ }
+
+ /* In case there are pending jobs on any VQ, return -EBUSY */
+ for (i = 0; i < qdma_dev.max_vqs; i++) {
+ if (qdma_vqs[i].in_use && (qdma_vqs[i].num_enqueues !=
+ qdma_vqs[i].num_dequeues))
+ DPAA2_QDMA_ERR("Jobs are still pending on VQ: %d", i);
+ return -EBUSY;
+ }
+
+ /* Reset HW queues */
+ TAILQ_FOREACH(queue, &qdma_queue_list, next)
+ queue->num_users = 0;
+
+ /* Reset and free virtual queues */
+ for (i = 0; i < qdma_dev.max_vqs; i++) {
+ if (qdma_vqs[i].status_ring)
+ rte_ring_free(qdma_vqs[i].status_ring);
+ }
+ if (qdma_vqs)
+ rte_free(qdma_vqs);
+ qdma_vqs = NULL;
+
+ /* Reset per core info */
+ memset(&qdma_core_info, 0,
+ sizeof(struct qdma_per_core_info) * RTE_MAX_LCORE);
+
+ /* Free the FLE pool */
+ if (qdma_dev.fle_pool)
+ rte_mempool_free(qdma_dev.fle_pool);
+
+ /* Reset QDMA device structure */
+ qdma_dev.mode = RTE_QDMA_MODE_HW;
+ qdma_dev.max_hw_queues_per_core = 0;
+ qdma_dev.fle_pool = NULL;
+ qdma_dev.fle_pool_count = 0;
+ qdma_dev.max_vqs = 0;
+
+ return 0;
+}
+
+int __rte_experimental
+rte_qdma_configure(struct rte_qdma_config *qdma_config)
+{
+ int ret;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /* In case QDMA device is not in stopped state, return -EBUSY */
+ if (qdma_dev.state == 1) {
+ DPAA2_QDMA_ERR(
+ "Device is in running state. Stop before config.");
+ return -1;
+ }
+
+ /* Reset the QDMA device */
+ ret = rte_qdma_reset();
+ if (ret) {
+ DPAA2_QDMA_ERR("Resetting QDMA failed");
+ return ret;
+ }
+
+ /* Set mode */
+ qdma_dev.mode = qdma_config->mode;
+
+ /* Set max HW queue per core */
+ if (qdma_config->max_hw_queues_per_core > MAX_HW_QUEUE_PER_CORE) {
+ DPAA2_QDMA_ERR("H/W queues per core is more than: %d",
+ MAX_HW_QUEUE_PER_CORE);
+ return -EINVAL;
+ }
+ qdma_dev.max_hw_queues_per_core =
+ qdma_config->max_hw_queues_per_core;
+
+ /* Allocate Virtual Queues */
+ qdma_vqs = rte_malloc("qdma_virtual_queues",
+ (sizeof(struct qdma_virt_queue) * qdma_config->max_vqs),
+ RTE_CACHE_LINE_SIZE);
+ if (!qdma_vqs) {
+ DPAA2_QDMA_ERR("qdma_virtual_queues allocation failed");
+ return -ENOMEM;
+ }
+ qdma_dev.max_vqs = qdma_config->max_vqs;
+
+ /* Allocate FLE pool */
+ qdma_dev.fle_pool = rte_mempool_create("qdma_fle_pool",
+ qdma_config->fle_pool_count, QDMA_FLE_POOL_SIZE,
+ QDMA_FLE_CACHE_SIZE(qdma_config->fle_pool_count), 0,
+ NULL, NULL, NULL, NULL, SOCKET_ID_ANY, 0);
+ if (!qdma_dev.fle_pool) {
+ DPAA2_QDMA_ERR("qdma_fle_pool create failed");
+ rte_free(qdma_vqs);
+ qdma_vqs = NULL;
+ return -ENOMEM;
+ }
+ qdma_dev.fle_pool_count = qdma_config->fle_pool_count;
+
+ return 0;
+}
+
+int __rte_experimental
+rte_qdma_start(void)
+{
+ DPAA2_QDMA_FUNC_TRACE();
+
+ qdma_dev.state = 1;
+
+ return 0;
+}
+
+int __rte_experimental
+rte_qdma_vq_create(uint32_t lcore_id, uint32_t flags)
+{
+ char ring_name[32];
+ int i;
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ rte_spinlock_lock(&qdma_dev.lock);
+
+ /* Get a free Virtual Queue */
+ for (i = 0; i < qdma_dev.max_vqs; i++) {
+ if (qdma_vqs[i].in_use == 0)
+ break;
+ }
+
+ /* Return in case no VQ is free */
+ if (i == qdma_dev.max_vqs) {
+ rte_spinlock_unlock(&qdma_dev.lock);
+ return -ENODEV;
+ }
+
+ if (qdma_dev.mode == RTE_QDMA_MODE_HW ||
+ (flags & RTE_QDMA_VQ_EXCLUSIVE_PQ)) {
+ /* Allocate HW queue for a VQ */
+ qdma_vqs[i].hw_queue = alloc_hw_queue(lcore_id);
+ qdma_vqs[i].exclusive_hw_queue = 1;
+ } else {
+ /* Allocate a Ring for Virutal Queue in VQ mode */
+ sprintf(ring_name, "status ring %d", i);
+ qdma_vqs[i].status_ring = rte_ring_create(ring_name,
+ qdma_dev.fle_pool_count, rte_socket_id(), 0);
+ if (!qdma_vqs[i].status_ring) {
+ DPAA2_QDMA_ERR("Status ring creation failed for vq");
+ rte_spinlock_unlock(&qdma_dev.lock);
+ return rte_errno;
+ }
+
+ /* Get a HW queue (shared) for a VQ */
+ qdma_vqs[i].hw_queue = get_hw_queue(lcore_id);
+ qdma_vqs[i].exclusive_hw_queue = 0;
+ }
+
+ if (qdma_vqs[i].hw_queue == NULL) {
+ DPAA2_QDMA_ERR("No H/W queue available for VQ");
+ if (qdma_vqs[i].status_ring)
+ rte_ring_free(qdma_vqs[i].status_ring);
+ qdma_vqs[i].status_ring = NULL;
+ rte_spinlock_unlock(&qdma_dev.lock);
+ return -ENODEV;
+ }
+
+ qdma_vqs[i].in_use = 1;
+ qdma_vqs[i].lcore_id = lcore_id;
+
+ rte_spinlock_unlock(&qdma_dev.lock);
+
+ return i;
+}
+
+void __rte_experimental
+rte_qdma_vq_stats(uint16_t vq_id,
+ struct rte_qdma_vq_stats *vq_status)
+{
+ struct qdma_virt_queue *qdma_vq = &qdma_vqs[vq_id];
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ if (qdma_vq->in_use) {
+ vq_status->exclusive_hw_queue = qdma_vq->exclusive_hw_queue;
+ vq_status->lcore_id = qdma_vq->lcore_id;
+ vq_status->num_enqueues = qdma_vq->num_enqueues;
+ vq_status->num_dequeues = qdma_vq->num_dequeues;
+ vq_status->num_pending_jobs = vq_status->num_enqueues -
+ vq_status->num_dequeues;
+ }
+}
+
+int __rte_experimental
+rte_qdma_vq_destroy(uint16_t vq_id)
+{
+ struct qdma_virt_queue *qdma_vq = &qdma_vqs[vq_id];
+
+ DPAA2_QDMA_FUNC_TRACE();
+
+ /* In case there are pending jobs on any VQ, return -EBUSY */
+ if (qdma_vq->num_enqueues != qdma_vq->num_dequeues)
+ return -EBUSY;
+
+ rte_spinlock_lock(&qdma_dev.lock);
+
+ if (qdma_vq->exclusive_hw_queue)
+ free_hw_queue(qdma_vq->hw_queue);
+ else {
+ if (qdma_vqs->status_ring)
+ rte_ring_free(qdma_vqs->status_ring);
+
+ put_hw_queue(qdma_vq->hw_queue);
+ }
+
+ memset(qdma_vq, 0, sizeof(struct qdma_virt_queue));
+
+ rte_spinlock_lock(&qdma_dev.lock);
+
+ return 0;
+}
+
+void __rte_experimental
+rte_qdma_stop(void)
+{
+ DPAA2_QDMA_FUNC_TRACE();
+
+ qdma_dev.state = 0;
+}
+
+void __rte_experimental
+rte_qdma_destroy(void)
+{
+ DPAA2_QDMA_FUNC_TRACE();
+
+ rte_qdma_reset();
+}
+
static const struct rte_rawdev_ops dpaa2_qdma_ops;
static int
diff --git a/drivers/raw/dpaa2_qdma/dpaa2_qdma.h b/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
index 8b3b1b9..fe1da41 100644
--- a/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
+++ b/drivers/raw/dpaa2_qdma/dpaa2_qdma.h
@@ -5,6 +5,22 @@
#ifndef __DPAA2_QDMA_H__
#define __DPAA2_QDMA_H__
+struct qdma_sdd;
+struct qdma_io_meta;
+
+#define DPAA2_QDMA_MAX_FLE 3
+#define DPAA2_QDMA_MAX_SDD 2
+
+/** FLE pool size: 3 Frame list + 2 source/destination descriptor */
+#define QDMA_FLE_POOL_SIZE (sizeof(struct qdma_io_meta) + \
+ sizeof(struct qbman_fle) * DPAA2_QDMA_MAX_FLE + \
+ sizeof(struct qdma_sdd) * DPAA2_QDMA_MAX_SDD)
+/** FLE pool cache size */
+#define QDMA_FLE_CACHE_SIZE(_num) (_num/(RTE_MAX_LCORE * 2))
+
+/** Maximum possible H/W Queues on each core */
+#define MAX_HW_QUEUE_PER_CORE 64
+
/**
* Represents a QDMA device.
* A single QDMA device exists which is combination of multiple DPDMAI rawdev's.
@@ -45,6 +61,53 @@ struct qdma_hw_queue {
uint32_t num_users;
};
+/** Represents a QDMA virtual queue */
+struct qdma_virt_queue {
+ /** Status ring of the virtual queue */
+ struct rte_ring *status_ring;
+ /** Associated hw queue */
+ struct qdma_hw_queue *hw_queue;
+ /** Associated lcore id */
+ uint32_t lcore_id;
+ /** States if this vq is in use or not */
+ uint8_t in_use;
+ /** States if this vq has exclusively associated hw queue */
+ uint8_t exclusive_hw_queue;
+ /* Total number of enqueues on this VQ */
+ uint64_t num_enqueues;
+ /* Total number of dequeues from this VQ */
+ uint64_t num_dequeues;
+};
+
+/** Represents a QDMA per core hw queues allocation in virtual mode */
+struct qdma_per_core_info {
+ /** list for allocated hw queues */
+ struct qdma_hw_queue *hw_queues[MAX_HW_QUEUE_PER_CORE];
+ /* Number of hw queues allocated for this core */
+ uint16_t num_hw_queues;
+};
+
+/** Metadata which is stored with each operation */
+struct qdma_io_meta {
+ /**
+ * Context which is stored in the FLE pool (just before the FLE).
+ * QDMA job is stored as a this context as a part of metadata.
+ */
+ uint64_t cnxt;
+ /** VQ ID is stored as a part of metadata of the enqueue command */
+ uint64_t id;
+};
+
+/** Source/Destination Descriptor */
+struct qdma_sdd {
+ uint32_t rsv;
+ /** Stride configuration */
+ uint32_t stride;
+ /** Route-by-port command */
+ uint32_t rbpcmd;
+ uint32_t cmd;
+} __attribute__((__packed__));
+
/** Represents a DPDMAI raw device */
struct dpaa2_dpdmai_dev {
/** Pointer to Next device instance */
diff --git a/drivers/raw/dpaa2_qdma/meson.build b/drivers/raw/dpaa2_qdma/meson.build
index cf14c01..7b53370 100644
--- a/drivers/raw/dpaa2_qdma/meson.build
+++ b/drivers/raw/dpaa2_qdma/meson.build
@@ -5,3 +5,5 @@ deps += ['rawdev', 'bus_fslmc', 'ring']
sources = files('dpaa2_qdma.c')
allow_experimental_apis = true
+
+install_headers('rte_pmd_dpaa2_qdma.h')
diff --git a/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma.h b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma.h
new file mode 100644
index 0000000..29a1e4b
--- /dev/null
+++ b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma.h
@@ -0,0 +1,216 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#ifndef __RTE_PMD_DPAA2_QDMA_H__
+#define __RTE_PMD_DPAA2_QDMA_H__
+
+/**
+ * @file
+ *
+ * NXP dpaa2 QDMA specific structures.
+ *
+ */
+
+/** Determines the mode of operation */
+enum {
+ /**
+ * Allocate a H/W queue per VQ i.e. Exclusive hardware queue for a VQ.
+ * This mode will have best performance.
+ */
+ RTE_QDMA_MODE_HW,
+ /**
+ * A VQ shall not have an exclusive associated H/W queue.
+ * Rather a H/W Queue will be shared by multiple Virtual Queues.
+ * This mode will have intermediate data structures to support
+ * multi VQ to PQ mappings thus having some performance implications.
+ * Note: Even in this mode there is an option to allocate a H/W
+ * queue for a VQ. Please see 'RTE_QDMA_VQ_EXCLUSIVE_PQ' flag.
+ */
+ RTE_QDMA_MODE_VIRTUAL
+};
+
+/**
+ * If user has configued a Virtual Queue mode, but for some particular VQ
+ * user needs an exclusive H/W queue associated (for better performance
+ * on that particular VQ), then user can pass this flag while creating the
+ * Virtual Queue. A H/W queue will be allocated corresponding to
+ * VQ which uses this flag.
+ */
+#define RTE_QDMA_VQ_EXCLUSIVE_PQ (1ULL)
+
+/** States if the source addresses is physical. */
+#define RTE_QDMA_JOB_SRC_PHY (1ULL)
+
+/** States if the destination addresses is physical. */
+#define RTE_QDMA_JOB_DEST_PHY (1ULL << 1)
+
+/** Provides QDMA device attributes */
+struct rte_qdma_attr {
+ /** total number of hw QDMA queues present */
+ uint16_t num_hw_queues;
+};
+
+/** QDMA device configuration structure */
+struct rte_qdma_config {
+ /** Number of maximum hw queues to allocate per core. */
+ uint16_t max_hw_queues_per_core;
+ /** Maximum number of VQ's to be used. */
+ uint16_t max_vqs;
+ /** mode of operation - physical(h/w) or virtual */
+ uint8_t mode;
+ /**
+ * User provides this as input to the driver as a size of the FLE pool.
+ * FLE's (and corresponding source/destination descriptors) are
+ * allocated by the driver at enqueue time to store src/dest and
+ * other data and are freed at the dequeue time. This determines the
+ * maximum number of inflight jobs on the QDMA device. This should
+ * be power of 2.
+ */
+ int fle_pool_count;
+};
+
+/** Provides QDMA device statistics */
+struct rte_qdma_vq_stats {
+ /** States if this vq has exclusively associated hw queue */
+ uint8_t exclusive_hw_queue;
+ /** Associated lcore id */
+ uint32_t lcore_id;
+ /* Total number of enqueues on this VQ */
+ uint64_t num_enqueues;
+ /* Total number of dequeues from this VQ */
+ uint64_t num_dequeues;
+ /* total number of pending jobs in this VQ */
+ uint64_t num_pending_jobs;
+};
+
+/** Determines a QDMA job */
+struct rte_qdma_job {
+ /** Source Address from where DMA is (to be) performed */
+ uint64_t src;
+ /** Destination Address where DMA is (to be) done */
+ uint64_t dest;
+ /** Length of the DMA operation in bytes. */
+ uint32_t len;
+ /** See RTE_QDMA_JOB_ flags */
+ uint32_t flags;
+ /**
+ * User can specify a context which will be maintained
+ * on the dequeue operation.
+ */
+ uint64_t cnxt;
+ /**
+ * Status of the transaction.
+ * This is filled in the dequeue operation by the driver.
+ */
+ uint8_t status;
+};
+
+/**
+ * Initialize the QDMA device.
+ *
+ * @returns
+ * - 0: Success.
+ * - <0: Error code.
+ */
+int __rte_experimental
+rte_qdma_init(void);
+
+/**
+ * Get the QDMA attributes.
+ *
+ * @param qdma_attr
+ * QDMA attributes providing total number of hw queues etc.
+ */
+void __rte_experimental
+rte_qdma_attr_get(struct rte_qdma_attr *qdma_attr);
+
+/**
+ * Reset the QDMA device. This API will completely reset the QDMA
+ * device, bringing it to original state as if only rte_qdma_init() API
+ * has been called.
+ *
+ * @returns
+ * - 0: Success.
+ * - <0: Error code.
+ */
+int __rte_experimental
+rte_qdma_reset(void);
+
+/**
+ * Configure the QDMA device.
+ *
+ * @returns
+ * - 0: Success.
+ * - <0: Error code.
+ */
+int __rte_experimental
+rte_qdma_configure(struct rte_qdma_config *qdma_config);
+
+/**
+ * Start the QDMA device.
+ *
+ * @returns
+ * - 0: Success.
+ * - <0: Error code.
+ */
+int __rte_experimental
+rte_qdma_start(void);
+
+/**
+ * Create a Virtual Queue on a particular lcore id.
+ * This API can be called from any thread/core. User can create/destroy
+ * VQ's at runtime.
+ *
+ * @param lcore_id
+ * LCORE ID on which this particular queue would be associated with.
+ * @param flags
+ * RTE_QDMA_VQ_ flags. See macro definitions.
+ *
+ * @returns
+ * - >= 0: Virtual queue ID.
+ * - <0: Error code.
+ */
+int __rte_experimental
+rte_qdma_vq_create(uint32_t lcore_id, uint32_t flags);
+
+/**
+ * Get a Virtual Queue statistics.
+ *
+ * @param vq_id
+ * Virtual Queue ID.
+ * @param vq_stats
+ * VQ statistics structure which will be filled in by the driver.
+ */
+void __rte_experimental
+rte_qdma_vq_stats(uint16_t vq_id,
+ struct rte_qdma_vq_stats *vq_stats);
+
+/**
+ * Destroy the Virtual Queue specified by vq_id.
+ * This API can be called from any thread/core. User can create/destroy
+ * VQ's at runtime.
+ *
+ * @param vq_id
+ * Virtual Queue ID which needs to be deinialized.
+ *
+ * @returns
+ * - 0: Success.
+ * - <0: Error code.
+ */
+int __rte_experimental
+rte_qdma_vq_destroy(uint16_t vq_id);
+
+/**
+ * Stop QDMA device.
+ */
+void __rte_experimental
+rte_qdma_stop(void);
+
+/**
+ * Destroy the QDMA device.
+ */
+void __rte_experimental
+rte_qdma_destroy(void);
+
+#endif /* __RTE_PMD_DPAA2_QDMA_H__*/
diff --git a/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
index 33d2379..7335c35 100644
--- a/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
+++ b/drivers/raw/dpaa2_qdma/rte_pmd_dpaa2_qdma_version.map
@@ -1,4 +1,16 @@
EXPERIMENTAL {
+ global:
+
+ rte_qdma_attr_get;
+ rte_qdma_configure;
+ rte_qdma_destroy;
+ rte_qdma_init;
+ rte_qdma_reset;
+ rte_qdma_start;
+ rte_qdma_stop;
+ rte_qdma_vq_create;
+ rte_qdma_vq_destroy;
+ rte_qdma_vq_stats;
local: *;
};
--
1.9.1