From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <Anoob.Joseph@cavium.com>
Received: from NAM03-DM3-obe.outbound.protection.outlook.com
(mail-dm3nam03on0046.outbound.protection.outlook.com [104.47.41.46])
by dpdk.org (Postfix) with ESMTP id 556461B1F0
for <dev@dpdk.org>; Tue, 9 Oct 2018 11:09:37 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=t56chZDqepCyAhI2QTLFGjjgP9Jox1mCg4O/DUkTAXo=;
b=HfPmi9hXysimnQzbYX4pYu9cA8pdn4BKxeO2s8DFyv1uJr1QW6zhtZbarUD2axgzcp88WWlc70P20Tam8VpmtQw4mqsxvOO3ctAMd1/pVxwKsJY9Ri4w8OeNAgTrJbYpgS3ekDMD8HWur/dCx4A/CZZx4SOHfTj1Ztfk6HGKer0=
Authentication-Results: spf=none (sender IP is )
smtp.mailfrom=Anoob.Joseph@cavium.com;
Received: from ajoseph83.caveonetworks.com.com (115.113.156.2) by
BN7PR07MB4897.namprd07.prod.outlook.com (2603:10b6:406:ef::26) with Microsoft
SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.20.1207.28; Tue, 9 Oct 2018 09:09:32 +0000
From: Anoob Joseph <anoob.joseph@caviumnetworks.com>
To: Akhil Goyal <akhil.goyal@nxp.com>,
Pablo de Lara <pablo.de.lara.guarch@intel.com>,
Thomas Monjalon <thomas@monjalon.net>
Cc: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>,
Jerin Jacob <jerin.jacob@caviumnetworks.com>,
Narayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,
Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>,
Anoob Joseph <anoob.joseph@caviumnetworks.com>,
Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>,
Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,
Srisivasubramanian S <ssrinivasan@caviumnetworks.com>,
Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>, dev@dpdk.org
Date: Tue, 9 Oct 2018 14:37:47 +0530
Message-Id: <1539076076-19786-15-git-send-email-anoob.joseph@caviumnetworks.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>
References: <1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com>
<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [115.113.156.2]
X-ClientProxiedBy: PN1PR0101CA0004.INDPRD01.PROD.OUTLOOK.COM
(2603:1096:c00:e::14) To BN7PR07MB4897.namprd07.prod.outlook.com
(2603:10b6:406:ef::26)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 251b4b80-a75e-4ec7-8ef7-08d62dc6ef1b
X-Microsoft-Antispam: BCL:0; PCL:0;
RULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060)(7193020);
SRVR:BN7PR07MB4897;
X-Microsoft-Exchange-Diagnostics: 1; BN7PR07MB4897;
3:DBhgQcoz6OGJnpRz53a0te1WWi+1la0JCqn8H4ySDKtnpSmu8IZloV2qDIqlJevDfnHhqoOkojRPWjj15Zm4fA3Xe2yclMQKeevxeAlMhDC971ZDK4sYjlj3/LWx/uPmkK2HvpYcPH/5Wr8yK54S5JDvRle/RrBgFlTiD331hFc4nmfeSIvLlGTCHEVvhUsJdoxMMJpmsPkpU/YFeZBjp/+IqvdALk76r4IGGG9mfBY9mia+LqELrTtRiqNyTZLX;
25:SlGfxHfIjOESKDvGQjA8ge4pV7bbIjMpLqXPQHPXk2n8Kq+QNVi39EZkTE15J4q+SbYRBpsrPOHDnJ2keYhsoxYCJBbLA6imwk+CxKmZ+f0cN5cBz2jS0JkYJohV4IEz5MZVcclnhyxDCzZ0EzKoEPIvdF06wiRBXufp0vOKs44RryyCzNozSuJ4qBsoHFkhKwMzrhEEPijizQ6Om3v4IpPPZmgWiTsT7qeqH3W3YcWlzH+OOteh1GpU+I05fBUhQxIhzmRCzJTb2W/mniLYgl0ZkpyKywJMQB2205CWo1FXNDYFzRt/jYjedmSPWaP2b5vmyKc8aIMx7YrapWnD+w==;
31:C0zFRa98CggldFfVjQMKWYAeWnx1gnrujMQ71hcTeHrguf7un5Qia7/teTPTacNEMlmlj/gR2Lco5Nvyg6raUcXCV0Xu5vORQXP5IE4lTxsJg1OYuiKXgR5qOgFcUTWxuvH7skUyfDQ7J3wDNT3x90RGaICvXewRzfTv9OBDSYZ3bqy9XmFXyMlFrYF8b/Ioa8DYtXEssjM6vr3Bk7ZnS4ihU7PEEtuAlGIyOmUwLeE=
X-MS-TrafficTypeDiagnostic: BN7PR07MB4897:
X-Microsoft-Exchange-Diagnostics: 1; BN7PR07MB4897;
20:ZMzpBQ2/hZ8jw5hw9kHyjPXZ1zDwBVOerFAmL+vIAuzV1L96rzXGs5zJZlfH0EIcSxS6KOAMHRiCRqQbI8BZEhRLYB6Ww+dD9tqnmwxZjN7iUc/pPkzizWm4g+F5uiGjkN6U9y/fCPowOlF0qptHhBPFxvxraEamaSvJmo7EAhsC5nsNQeE/XACxldBXXftqUDRrn50PlkzEsVyHZ/SJazVOszyHCW0F7jI+yfUOUvqesNLv5KT5VJJESxvSQxnFCOxegHYeVGObTjgzBLeDaDAXYLRm436OjSKmL4Ljr8tygomYDOZW+mJqFx4HluGXi/T8EAHslqBKIrORdp1QYTcRnk92JQadp/GQl9CB3K9pjbfZyEYodjyfsHl3qvdPIToAyOqaECaV4cNTdzVl/31dfCnKyMqCaiZLqokzupKIHxpGBFwS/1mprgu4pjG3ZYaLNnj5xgUfoyfpml38OUYlNZQSTPP2CiIVdGVKN5Q2DEoO/m2mBQLjqms0cOQiLReF0xYgcmVVc4Uk5euaV4Ut9EmnsfmB/UNRL0xnGrqsJlgMUAibTB5voyKTMXl4/2UqEOuF1HSOraA52aF09kio4DaLG4s9NIjPDrqP0+0=;
4:+S0IvwNo8H2aeaX11CCMQdJGUhG2+C0gzsQhsKB4EX3RRBQ6B6j6nBiw5VoCNyxkANlXeasBn0mBS+VqyN3l3k7wGXSgFsnLYVyKG7dz1XbOUOLW7THpwpmirAyYwur4sTafj2LUwww2bDY3KUP2DcJV3ByVOFbX8Vy21MdWTbSQpjq2Ir7TsJ8cOZq4kQbXH9ybF9xNDDEgo/ULIKNr9IBpHtmU0O/rxkDVfP8XkyodQa1SGecaGs8uEQou6yqn+WP65AueF1eZiNeyFYJMpQ==
X-Microsoft-Antispam-PRVS: <BN7PR07MB48974D3E495D1B97667A7CF8F8E70@BN7PR07MB4897.namprd07.prod.outlook.com>
X-Exchange-Antispam-Report-Test: UriScan:;
X-MS-Exchange-SenderADCheck: 1
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3002001)(93006095)(10201501046)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123564045)(20161123558120)(201708071742011)(7699051);
SRVR:BN7PR07MB4897; BCL:0; PCL:0; RULEID:; SRVR:BN7PR07MB4897;
X-Forefront-PRVS: 08200063E9
X-Forefront-Antispam-Report: SFV:NSPM;
SFS:(10009020)(396003)(366004)(376002)(136003)(346002)(39860400002)(199004)(189003)(42882007)(47776003)(106356001)(6666003)(186003)(5660300001)(26005)(68736007)(16526019)(8936002)(25786009)(6116002)(2906002)(81156014)(50226002)(305945005)(81166006)(7736002)(3846002)(105586002)(478600001)(8676002)(54906003)(110136005)(48376002)(16586007)(14444005)(6486002)(6506007)(50466002)(316002)(53936002)(386003)(51416003)(52116002)(76176011)(11346002)(6512007)(44832011)(446003)(36756003)(55236004)(956004)(2616005)(4744004)(486006)(4326008)(66066001)(97736004)(72206003)(476003);
DIR:OUT; SFP:1101; SCL:1; SRVR:BN7PR07MB4897;
H:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords;
A:1; MX:1;
Received-SPF: None (protection.outlook.com: cavium.com does not designate
permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN7PR07MB4897;
23:OksnVgitUWKtx61wKj5N0heh9kqr1Gp6m9LEfHGlk?=
=?us-ascii?Q?+M/N1UwdlDC5FCehEhrI2+4v/z6BW5kBII5qnEigR4TFEQC2zV2YgnOjndMu?=
=?us-ascii?Q?VfDvlxpLrzv4biPNzO484zpcpt8rmm3ehfB5ODu1caRugb+RZ+DYi8LuKixr?=
=?us-ascii?Q?snOgom0TABmC+5L8LI3ddgt9z5S/lfudNKnR+SvlkDDj5igdOCNrKwES0+Ry?=
=?us-ascii?Q?AxBc8/rEemhmoNdbLghbai++q7MQNG+vr7H1vxmkgr/AyB3hsRA9PZtlwE3S?=
=?us-ascii?Q?Ogu2LFKGY8wKzbtYSd9x504JRXvEVyaOGx/9JCIvES4Zh5eIRFpSbv+jQ3wz?=
=?us-ascii?Q?v5Q78NkJOr45G1u3al2Ugx7RqdVUEvGpfX9L6S/YadSxJTJqlL0Q91BuZkb+?=
=?us-ascii?Q?7OxfAIhmgmiZzAIC213Kn+yHBJYuTPSLzC+In8GMa5U9Y9aXAY+lLN05aYd9?=
=?us-ascii?Q?RER+lgXUeElH0loA/+DFo/6ao0BX5Zd9xUvQD2oYQI/ZJtUPq3ZtEyw/q4u8?=
=?us-ascii?Q?8pSC6LQlnAJU9VYPsETNfm/IuMeh9iDvIMfB4pG6oGdZUmnyU15h6stmL/Fo?=
=?us-ascii?Q?U9cZRDLuvBuW0dg75eUptA7mabOYKCntSlnVgI3d+INXCbTPu/Cvd3ddXIn0?=
=?us-ascii?Q?xRxzm3CeBQ1AMympHKPvkslw7Mu+O4/+1f5Ob6Rd+wn4kQRs6dHyfKzUE5XA?=
=?us-ascii?Q?XaMNuYLfRK7AjUHfreKTpsPdMyc86yPl8iprSOMrWAvjFRykO328mSvTf+CV?=
=?us-ascii?Q?EivQTPgquiFqNxb+X+0b7N//veIkIbKL7z3YtAbo8HHwi4BRKTo9wqR3J2WZ?=
=?us-ascii?Q?PybmZdQ/mbPnxEMErI33JAPTJKlEhVwymEdQpN9Bmlp0VNAtynW5vX1/U+DE?=
=?us-ascii?Q?gWw0mFSbapw2CGcwP6tj5v3s/yeoW5CEI5WyV9D5tmfKTH78mJU0AehKHXAV?=
=?us-ascii?Q?cPddICqlC3s/YVPa2Zi1+p8iEQCgw1L8fizEgJ9OqOD/UuVMG5oVAHAvvIK3?=
=?us-ascii?Q?SBTVKTkJBuw+Pva4vn4yzgavZ6lSRc2VpwhJ8rgSLuZ1MvJmwqsS4cmK6cdd?=
=?us-ascii?Q?r1YDAgY9guVa9vF82YmPN7Gqa46G2tLCFUIEVrZ4hah3faD8xI7kiJ/yQGOG?=
=?us-ascii?Q?rdVRrr6SaDBsKRA7bg+QJEb+U6IacNluyTbXF8nOCOtg7fCMGeE/sm3HiivH?=
=?us-ascii?Q?Be6YVzGvDX3I2u3cwpMaPXDTVkUXRO0gBWJU6udb8epWM85tJ/GC+n+2CU34?=
=?us-ascii?Q?lhIu2r2B8HgBu2b4tj2UjIKfaQqdJY9hOUpfVVbNRBteHHN761/Sn9WhDyUX?=
=?us-ascii?B?dz09?=
X-Microsoft-Antispam-Message-Info: vNg1484BmlFtgE8Y8VCPncK33wlR6EXXAYp9eGRYyeWxdqg9OxQVoMmOml5+NqBNVtfIw9v4pZfEA5mKpdTYQi+tk1jjnU8ir+jV8gOz0e9eISthoZAzAc5wQyBjYG5YliS79N9NzitQcy+MCfOmG9zMNjGrCvGVUmI/JMDbXweYCEGG1G1zLjyQvLRSEuaAcOhBqb9OCDCg0zGUUj3aaCRjQQkrMruvHiZlzqmoIc9MuVYrUF3EdbEMASFghkKepdl4DsjsirPUJWF3d3hf7Wh4pjh9H8+a9D6tydN/pLbgdVDVfEIfuPp8SOWT2KRKs4xdc6Tz21V6A2jIXKyGgVUuyPp4i+t0Vb5gmpIojbY=
X-Microsoft-Exchange-Diagnostics: 1; BN7PR07MB4897;
6:RBnD5ydHNW6TsvlpquUHAhOcexpYFJoMTLFABwvjO/feVYrD2H/xy54njKsqLfqAexy1XYm7dlVoM2HRoK8uNMWHY11ecWyxZVxQJidLAo4NOVRK9BoEXmh9MQW/wL5qR0NIIGPgEtjwyyR6R7c1JKHVzDqsqRqqwu6iuVTJJdZtLHrLv4S0SRmDVZyqtveWhz2lOU6MAXw0pOm488Ap9Y8/hSfGjjoQqlctI6CTtl+EJ1f7OwgVSwKYvX89ZwQix25UeuIIBXLJVS8QNS3MgwT6cpHLl0YHbiTIr2xQtXMKrsJfhlACa6Y6qLVB2HSy77hrdyUC4jpzXXiF9CkKEgDET1+2maIBIDzoKdLVq16XTOjGDTR6UpfOiZ3bQgfFvXJ7SbdyibsOr7jpvihaX+WnO8ANUKJQiVWiYVu7auPLXa6AwaNK1HEtkh7By7wkzVzzTLUVSV5IUpvdCFthlw==;
5:98T0aqUZkjgRRRYGrUMANCTIJjsMndcecd3apnztHU20yMRf810/hioxWcS0VM12F9QYCMOoLomifyS7V0wosMW8SsAVID9gkLTskFoYimzAj8/QVowk7LQEShpJZ39nkTkjZl5L/df9/ROTjt9kBrTng2i9/gKFLS3iihqfQpU=;
7:KJoerVikdQLoldzKoyxwQ3m0KX1qHCnJUjDOQ8AwMIhOK57+mJlA58qvkoZf7h2GdK3gQAW/88n8yZL6aXhaOA4L+cQzQax/6xA0WbqVkdEdh6knIkDrWoi/S3tS5UnsQMDhw/6NtiM9V4Niw+tT8I3cG7/FuCCkCgNHWN+B6NTSIyvony8c7O0XktZcJufg46TKRZsdExSjOJO6fXFSkbYkRklDnScYLI3FWpEoTsziCMqOEj+K5GpOEbKOjK44
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-OriginatorOrg: caviumnetworks.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Oct 2018 09:09:32.4996 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 251b4b80-a75e-4ec7-8ef7-08d62dc6ef1b
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN7PR07MB4897
Subject: [dpdk-dev] [PATCH v4 14/23] common/cpt: add microcode interface for
decryption
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Tue, 09 Oct 2018 09:09:38 -0000
From: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>
Adding microcode interface additions for supporting decryption.
Signed-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>
Signed-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>
Signed-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>
Signed-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>
Signed-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>
Signed-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>
Signed-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>
---
drivers/common/cpt/cpt_ucode.h | 417 +++++++++++++++++++++++++++++++++++++++++
1 file changed, 417 insertions(+)
diff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h
index f5247d5..9d4d4c8 100644
--- a/drivers/common/cpt/cpt_ucode.h
+++ b/drivers/common/cpt/cpt_ucode.h
@@ -844,6 +844,420 @@ cpt_enc_hmac_prep(uint32_t flags,
return 0;
}
+static __rte_always_inline int
+cpt_dec_hmac_prep(uint32_t flags,
+ uint64_t d_offs,
+ uint64_t d_lens,
+ fc_params_t *fc_params,
+ void *op,
+ void **prep_req)
+{
+ uint32_t iv_offset = 0, size;
+ int32_t inputlen, outputlen, enc_dlen, auth_dlen;
+ struct cpt_ctx *cpt_ctx;
+ int32_t hash_type, mac_len, m_size;
+ uint8_t iv_len = 16;
+ struct cpt_request_info *req;
+ buf_ptr_t *meta_p, *aad_buf = NULL;
+ uint32_t encr_offset, auth_offset;
+ uint32_t encr_data_len, auth_data_len, aad_len = 0;
+ uint32_t passthrough_len = 0;
+ void *m_vaddr, *offset_vaddr;
+ uint64_t m_dma, offset_dma, ctx_dma;
+ opcode_info_t opcode;
+ vq_cmd_word0_t vq_cmd_w0;
+ vq_cmd_word3_t vq_cmd_w3;
+ void *c_vaddr;
+ uint64_t c_dma;
+
+ meta_p = &fc_params->meta_buf;
+ m_vaddr = meta_p->vaddr;
+ m_dma = meta_p->dma_addr;
+ m_size = meta_p->size;
+
+ encr_offset = ENCR_OFFSET(d_offs);
+ auth_offset = AUTH_OFFSET(d_offs);
+ encr_data_len = ENCR_DLEN(d_lens);
+ auth_data_len = AUTH_DLEN(d_lens);
+
+ if (unlikely(flags & VALID_AAD_BUF)) {
+ /*
+ * We dont support both aad
+ * and auth data separately
+ */
+ auth_data_len = 0;
+ auth_offset = 0;
+ aad_len = fc_params->aad_buf.size;
+ aad_buf = &fc_params->aad_buf;
+ }
+
+ cpt_ctx = fc_params->ctx_buf.vaddr;
+ hash_type = cpt_ctx->hash_type;
+ mac_len = cpt_ctx->mac_len;
+
+ if (hash_type == GMAC_TYPE)
+ encr_data_len = 0;
+
+ if (unlikely(!(flags & VALID_IV_BUF))) {
+ iv_len = 0;
+ iv_offset = ENCR_IV_OFFSET(d_offs);
+ }
+
+ if (unlikely(flags & VALID_AAD_BUF)) {
+ /*
+ * When AAD is given, data above encr_offset is pass through
+ * Since AAD is given as separate pointer and not as offset,
+ * this is a special case as we need to fragment input data
+ * into passthrough + encr_data and then insert AAD in between.
+ */
+ if (hash_type != GMAC_TYPE) {
+ passthrough_len = encr_offset;
+ auth_offset = passthrough_len + iv_len;
+ encr_offset = passthrough_len + aad_len + iv_len;
+ auth_data_len = aad_len + encr_data_len;
+ } else {
+ passthrough_len = 16 + aad_len;
+ auth_offset = passthrough_len + iv_len;
+ auth_data_len = aad_len;
+ }
+ } else {
+ encr_offset += iv_len;
+ auth_offset += iv_len;
+ }
+
+ /*
+ * Save initial space that followed app data for completion code &
+ * alternate completion code to fall in same cache line as app data
+ */
+ m_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;
+ m_dma += COMPLETION_CODE_SIZE;
+ size = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -
+ (uint8_t *)m_vaddr;
+ c_vaddr = (uint8_t *)m_vaddr + size;
+ c_dma = m_dma + size;
+ size += sizeof(cpt_res_s_t);
+
+ m_vaddr = (uint8_t *)m_vaddr + size;
+ m_dma += size;
+ m_size -= size;
+
+ /* start cpt request info structure at 8 byte alignment */
+ size = (uint8_t *)RTE_PTR_ALIGN(m_vaddr, 8) -
+ (uint8_t *)m_vaddr;
+
+ req = (struct cpt_request_info *)((uint8_t *)m_vaddr + size);
+
+ size += sizeof(struct cpt_request_info);
+ m_vaddr = (uint8_t *)m_vaddr + size;
+ m_dma += size;
+ m_size -= size;
+
+ /* Decryption */
+ opcode.s.major = CPT_MAJOR_OP_FC;
+ opcode.s.minor = 1;
+
+ enc_dlen = encr_offset + encr_data_len;
+ auth_dlen = auth_offset + auth_data_len;
+
+ if (auth_dlen > enc_dlen) {
+ inputlen = auth_dlen + mac_len;
+ outputlen = auth_dlen;
+ } else {
+ inputlen = enc_dlen + mac_len;
+ outputlen = enc_dlen;
+ }
+
+ if (hash_type == GMAC_TYPE)
+ encr_offset = inputlen;
+
+ vq_cmd_w0.u64 = 0;
+ vq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);
+ vq_cmd_w0.s.param2 = rte_cpu_to_be_16(auth_data_len);
+
+ /*
+ * In 83XX since we have a limitation of
+ * IV & Offset control word not part of instruction
+ * and need to be part of Data Buffer, we check if
+ * head room is there and then only do the Direct mode processing
+ */
+ if (likely((flags & SINGLE_BUF_INPLACE) &&
+ (flags & SINGLE_BUF_HEADTAILROOM))) {
+ void *dm_vaddr = fc_params->bufs[0].vaddr;
+ uint64_t dm_dma_addr = fc_params->bufs[0].dma_addr;
+ /*
+ * This flag indicates that there is 24 bytes head room and
+ * 8 bytes tail room available, so that we get to do
+ * DIRECT MODE with limitation
+ */
+
+ offset_vaddr = (uint8_t *)dm_vaddr - OFF_CTRL_LEN - iv_len;
+ offset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len;
+ req->ist.ei1 = offset_dma;
+
+ /* RPTR should just exclude offset control word */
+ req->ist.ei2 = dm_dma_addr - iv_len;
+
+ req->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr +
+ outputlen - iv_len);
+ /* since this is decryption,
+ * don't touch the content of
+ * alternate ccode space as it contains
+ * hmac.
+ */
+
+ vq_cmd_w0.s.dlen = rte_cpu_to_be_16(inputlen + OFF_CTRL_LEN);
+
+ vq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);
+
+ if (likely(iv_len)) {
+ uint64_t *dest = (uint64_t *)((uint8_t *)offset_vaddr +
+ OFF_CTRL_LEN);
+ uint64_t *src = fc_params->iv_buf;
+ dest[0] = src[0];
+ dest[1] = src[1];
+ }
+
+ *(uint64_t *)offset_vaddr =
+ rte_cpu_to_be_64(((uint64_t)encr_offset << 16) |
+ ((uint64_t)iv_offset << 8) |
+ ((uint64_t)auth_offset));
+
+ } else {
+ uint64_t dptr_dma, rptr_dma;
+ uint32_t g_size_bytes, s_size_bytes;
+ sg_comp_t *gather_comp;
+ sg_comp_t *scatter_comp;
+ uint8_t *in_buffer;
+ uint8_t i = 0;
+
+ /* This falls under strict SG mode */
+ offset_vaddr = m_vaddr;
+ offset_dma = m_dma;
+ size = OFF_CTRL_LEN + iv_len;
+
+ m_vaddr = (uint8_t *)m_vaddr + size;
+ m_dma += size;
+ m_size -= size;
+
+ opcode.s.major |= CPT_DMA_MODE;
+
+ vq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);
+
+ if (likely(iv_len)) {
+ uint64_t *dest = (uint64_t *)((uint8_t *)offset_vaddr +
+ OFF_CTRL_LEN);
+ uint64_t *src = fc_params->iv_buf;
+ dest[0] = src[0];
+ dest[1] = src[1];
+ }
+
+ *(uint64_t *)offset_vaddr =
+ rte_cpu_to_be_64(((uint64_t)encr_offset << 16) |
+ ((uint64_t)iv_offset << 8) |
+ ((uint64_t)auth_offset));
+
+ /* DPTR has SG list */
+ in_buffer = m_vaddr;
+ dptr_dma = m_dma;
+
+ ((uint16_t *)in_buffer)[0] = 0;
+ ((uint16_t *)in_buffer)[1] = 0;
+
+ /* TODO Add error check if space will be sufficient */
+ gather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);
+
+ /*
+ * Input Gather List
+ */
+ i = 0;
+
+ /* Offset control word that includes iv */
+ i = fill_sg_comp(gather_comp, i, offset_dma,
+ OFF_CTRL_LEN + iv_len);
+
+ /* Add input data */
+ if (flags & VALID_MAC_BUF) {
+ size = inputlen - iv_len - mac_len;
+ if (size) {
+ /* input data only */
+ if (unlikely(flags & SINGLE_BUF_INPLACE)) {
+ i = fill_sg_comp_from_buf_min(
+ gather_comp, i,
+ fc_params->bufs,
+ &size);
+ } else {
+ uint32_t aad_offset = aad_len ?
+ passthrough_len : 0;
+
+ i = fill_sg_comp_from_iov(gather_comp,
+ i,
+ fc_params->src_iov,
+ 0, &size,
+ aad_buf,
+ aad_offset);
+ }
+ if (size)
+ return ERR_BAD_INPUT_ARG;
+ }
+
+ /* mac data */
+ if (mac_len) {
+ i = fill_sg_comp_from_buf(gather_comp, i,
+ &fc_params->mac_buf);
+ }
+ } else {
+ /* input data + mac */
+ size = inputlen - iv_len;
+ if (size) {
+ if (unlikely(flags & SINGLE_BUF_INPLACE)) {
+ i = fill_sg_comp_from_buf_min(
+ gather_comp, i,
+ fc_params->bufs,
+ &size);
+ } else {
+ uint32_t aad_offset = aad_len ?
+ passthrough_len : 0;
+
+ if (!fc_params->src_iov)
+ return ERR_BAD_INPUT_ARG;
+
+ i = fill_sg_comp_from_iov(
+ gather_comp, i,
+ fc_params->src_iov,
+ 0, &size,
+ aad_buf,
+ aad_offset);
+ }
+
+ if (size)
+ return ERR_BAD_INPUT_ARG;
+ }
+ }
+ ((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);
+ g_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);
+
+ /*
+ * Output Scatter List
+ */
+
+ i = 0;
+ scatter_comp =
+ (sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);
+
+ /* Add iv */
+ if (iv_len) {
+ i = fill_sg_comp(scatter_comp, i,
+ offset_dma + OFF_CTRL_LEN,
+ iv_len);
+ }
+
+ /* Add output data */
+ size = outputlen - iv_len;
+ if (size) {
+ if (unlikely(flags & SINGLE_BUF_INPLACE)) {
+ /* handle single buffer here */
+ i = fill_sg_comp_from_buf_min(scatter_comp, i,
+ fc_params->bufs,
+ &size);
+ } else {
+ uint32_t aad_offset = aad_len ?
+ passthrough_len : 0;
+
+ if (!fc_params->dst_iov)
+ return ERR_BAD_INPUT_ARG;
+
+ i = fill_sg_comp_from_iov(scatter_comp, i,
+ fc_params->dst_iov, 0,
+ &size, aad_buf,
+ aad_offset);
+ }
+
+ if (unlikely(size))
+ return ERR_BAD_INPUT_ARG;
+ }
+
+ ((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);
+ s_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);
+
+ size = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;
+
+ /* This is DPTR len incase of SG mode */
+ vq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);
+
+ m_vaddr = (uint8_t *)m_vaddr + size;
+ m_dma += size;
+ m_size -= size;
+
+ /* cpt alternate completion address saved earlier */
+ req->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);
+ *req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);
+ rptr_dma = c_dma - 8;
+ size += COMPLETION_CODE_SIZE;
+
+ req->ist.ei1 = dptr_dma;
+ req->ist.ei2 = rptr_dma;
+ }
+
+ /* First 16-bit swap then 64-bit swap */
+ /* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions
+ * to eliminate all the swapping
+ */
+ vq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);
+
+ ctx_dma = fc_params->ctx_buf.dma_addr +
+ offsetof(struct cpt_ctx, fctx);
+ /* vq command w3 */
+ vq_cmd_w3.u64 = 0;
+ vq_cmd_w3.s.grp = 0;
+ vq_cmd_w3.s.cptr = ctx_dma;
+
+ /* 16 byte aligned cpt res address */
+ req->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);
+ *req->completion_addr = COMPLETION_CODE_INIT;
+ req->comp_baddr = c_dma;
+
+ /* Fill microcode part of instruction */
+ req->ist.ei0 = vq_cmd_w0.u64;
+ req->ist.ei3 = vq_cmd_w3.u64;
+
+ req->op = op;
+
+ *prep_req = req;
+ return 0;
+}
+
+static __rte_always_inline void *
+cpt_fc_dec_hmac_prep(uint32_t flags,
+ uint64_t d_offs,
+ uint64_t d_lens,
+ fc_params_t *fc_params,
+ void *op, int *ret_val)
+{
+ struct cpt_ctx *ctx = fc_params->ctx_buf.vaddr;
+ uint8_t fc_type;
+ void *prep_req = NULL;
+ int ret;
+
+ fc_type = ctx->fc_type;
+
+ if (likely(fc_type == FC_GEN)) {
+ ret = cpt_dec_hmac_prep(flags, d_offs, d_lens,
+ fc_params, op, &prep_req);
+ } else {
+ /*
+ * For AUTH_ONLY case,
+ * MC only supports digest generation and verification
+ * should be done in software by memcmp()
+ */
+
+ ret = ERR_EIO;
+ }
+
+ if (unlikely(!prep_req))
+ *ret_val = ret;
+ return prep_req;
+}
+
static __rte_always_inline void *__hot
cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,
fc_params_t *fc_params, void *op, int *ret_val)
@@ -1693,6 +2107,9 @@ fill_fc_params(struct rte_crypto_op *cop,
if (cpt_op & CPT_OP_ENCODE)
prep_req = cpt_fc_enc_hmac_prep(flags, d_offs, d_lens,
&fc_params, op, op_ret);
+ else
+ prep_req = cpt_fc_dec_hmac_prep(flags, d_offs, d_lens,
+ &fc_params, op, op_ret);
if (unlikely(!prep_req))
free_op_meta(mdata, cpt_m_info->cptvf_meta_pool);
--
2.7.4