From: Nicolas Chautru <nicolas.chautru@intel.com>
To: dev@dpdk.org
Cc: Nicolas Chautru <nicolas.chautru@intel.com>
Subject: [dpdk-dev] [PATCH v1 00/13] drivers/baseband: PMD for FPGA 5GNR FEC
Date: Sun, 29 Mar 2020 13:18:07 -0700 [thread overview]
Message-ID: <1585513100-67277-1-git-send-email-nicolas.chautru@intel.com> (raw)
Adding new baseband PMD for FPGA 5GNR FEC implementation.
This used to be part of that serie https://patches.dpdk.org/project/dpdk/list/?series=9050
but now splitting here as suggested.
The differental incremental patches are split based on logical
functionality.
Note the the first 2 commits are identical to the ones the serie above,
but are required for both series to build.
Nic Chautru (2):
bbdev: add capability flag for filler bits inclusion in HARQ
bbdev: expose device HARQ buffer size at device level
Nicolas Chautru (11):
drivers/baseband: add PMD for FPGA 5GNR FEC
baseband/fpga_5gnr_fec: add register definition file
baseband/fpga_5gnr_fec: add device info_get function
baseband/fpga_5gnr_fec: add queue configuration
baseband/fpga_5gnr_fec: add LDPC processing functions
baseband/fpga_5gnr_fec: add HW error capture
baseband/fpga_5gnr_fec: add debug functionality
baseband/fpga_5gnr_fec: add configure function
baseband/fpga_5gnr_fec: add harq loopback capability
baseband/fpga_5gnr_fec: add interrupt support
doc: add feature matrix table for bbdev devices
.gitignore | 1 +
app/test-bbdev/Makefile | 3 +
app/test-bbdev/meson.build | 3 +
app/test-bbdev/test_bbdev_perf.c | 57 +
config/common_base | 5 +
doc/guides/bbdevs/features/default.ini | 16 +
doc/guides/bbdevs/features/fpga_5gnr_fec.ini | 11 +
doc/guides/bbdevs/features/fpga_lte_fec.ini | 10 +
doc/guides/bbdevs/features/mbc.ini | 14 +
doc/guides/bbdevs/features/null.ini | 7 +
doc/guides/bbdevs/features/turbo_sw.ini | 11 +
doc/guides/bbdevs/fpga_5gnr_fec.rst | 297 +++
doc/guides/bbdevs/index.rst | 2 +
doc/guides/bbdevs/overview.rst | 15 +
doc/guides/conf.py | 5 +
doc/guides/rel_notes/release_20_05.rst | 5 +
drivers/baseband/Makefile | 2 +
drivers/baseband/fpga_5gnr_fec/Makefile | 29 +
drivers/baseband/fpga_5gnr_fec/fpga_5gnr_fec.h | 74 +
drivers/baseband/fpga_5gnr_fec/meson.build | 6 +
drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c | 2297 ++++++++++++++++++++
drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.h | 274 +++
.../rte_pmd_bbdev_fpga_5gnr_fec_version.map | 10 +
drivers/baseband/meson.build | 2 +-
drivers/baseband/turbo_sw/bbdev_turbo_software.c | 2 +-
lib/librte_bbdev/rte_bbdev.h | 4 +
lib/librte_bbdev/rte_bbdev_op.h | 14 +-
mk/rte.app.mk | 1 +
28 files changed, 3171 insertions(+), 6 deletions(-)
create mode 100644 doc/guides/bbdevs/features/default.ini
create mode 100644 doc/guides/bbdevs/features/fpga_5gnr_fec.ini
create mode 100644 doc/guides/bbdevs/features/fpga_lte_fec.ini
create mode 100644 doc/guides/bbdevs/features/mbc.ini
create mode 100644 doc/guides/bbdevs/features/null.ini
create mode 100644 doc/guides/bbdevs/features/turbo_sw.ini
create mode 100644 doc/guides/bbdevs/fpga_5gnr_fec.rst
create mode 100644 doc/guides/bbdevs/overview.rst
create mode 100644 drivers/baseband/fpga_5gnr_fec/Makefile
create mode 100644 drivers/baseband/fpga_5gnr_fec/fpga_5gnr_fec.h
create mode 100644 drivers/baseband/fpga_5gnr_fec/meson.build
create mode 100644 drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c
create mode 100644 drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.h
create mode 100644 drivers/baseband/fpga_5gnr_fec/rte_pmd_bbdev_fpga_5gnr_fec_version.map
--
1.8.3.1
next reply other threads:[~2020-03-29 20:19 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-29 20:18 Nicolas Chautru [this message]
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 01/13] bbdev: add capability flag for filler bits inclusion in HARQ Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 02/13] bbdev: expose device HARQ buffer size at device level Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 03/13] drivers/baseband: add PMD for FPGA 5GNR FEC Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 04/13] baseband/fpga_5gnr_fec: add register definition file Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 05/13] baseband/fpga_5gnr_fec: add device info_get function Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 06/13] baseband/fpga_5gnr_fec: add queue configuration Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 07/13] baseband/fpga_5gnr_fec: add LDPC processing functions Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 08/13] baseband/fpga_5gnr_fec: add HW error capture Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 09/13] baseband/fpga_5gnr_fec: add debug functionality Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 10/13] baseband/fpga_5gnr_fec: add configure function Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 11/13] baseband/fpga_5gnr_fec: add harq loopback capability Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 12/13] baseband/fpga_5gnr_fec: add interrupt support Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 13/13] doc: add feature matrix table for bbdev devices Nicolas Chautru
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1585513100-67277-1-git-send-email-nicolas.chautru@intel.com \
--to=nicolas.chautru@intel.com \
--cc=dev@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).