From: Nicolas Chautru <nicolas.chautru@intel.com>
To: dev@dpdk.org
Cc: Nic Chautru <nicolas.chautru@intel.com>
Subject: [dpdk-dev] [PATCH v1 01/13] bbdev: add capability flag for filler bits inclusion in HARQ
Date: Sun, 29 Mar 2020 13:18:08 -0700 [thread overview]
Message-ID: <1585513100-67277-2-git-send-email-nicolas.chautru@intel.com> (raw)
In-Reply-To: <1585513100-67277-1-git-send-email-nicolas.chautru@intel.com>
From: Nic Chautru <nicolas.chautru@intel.com>
Adding capability flag for device variants when HARQ buffer
may or may not include the filler bits.
Minor cosmetic changes in same file.
Signed-off-by: Nic Chautru <nicolas.chautru@intel.com>
---
lib/librte_bbdev/rte_bbdev.h | 2 ++
lib/librte_bbdev/rte_bbdev_op.h | 12 ++++++++++--
2 files changed, 12 insertions(+), 2 deletions(-)
diff --git a/lib/librte_bbdev/rte_bbdev.h b/lib/librte_bbdev/rte_bbdev.h
index 591fb79..b2da190 100644
--- a/lib/librte_bbdev/rte_bbdev.h
+++ b/lib/librte_bbdev/rte_bbdev.h
@@ -607,6 +607,7 @@ struct __rte_cache_aligned rte_bbdev {
* @param ops
* Pointer array where operations will be dequeued to. Must have at least
* @p num_ops entries
+ * ie. A pointer to a table of void * pointers (ops) that will be filled.
* @param num_ops
* The maximum number of operations to dequeue.
*
@@ -638,6 +639,7 @@ struct __rte_cache_aligned rte_bbdev {
* @param ops
* Pointer array where operations will be dequeued to. Must have at least
* @p num_ops entries
+ * ie. A pointer to a table of void * pointers (ops) that will be filled.
* @param num_ops
* The maximum number of operations to dequeue.
*
diff --git a/lib/librte_bbdev/rte_bbdev_op.h b/lib/librte_bbdev/rte_bbdev_op.h
index 1e119a7..c8a354e 100644
--- a/lib/librte_bbdev/rte_bbdev_op.h
+++ b/lib/librte_bbdev/rte_bbdev_op.h
@@ -31,8 +31,11 @@
#define RTE_BBDEV_TURBO_MAX_TB_SIZE (391656)
/* Maximum size of Code Block (36.212, Table 5.1.3-3) */
#define RTE_BBDEV_TURBO_MAX_CB_SIZE (6144)
-/* Maximum size of Code Block */
+/* Maximum size of Code Block */
#define RTE_BBDEV_LDPC_MAX_CB_SIZE (8448)
+/* Minimum size of Code Block */
+#define RTE_BBDEV_LDPC_MIN_CB_SIZE (40)
+
/* Minimum size of Code Block (36.212, Table 5.1.3-3) */
#define RTE_BBDEV_TURBO_MIN_CB_SIZE (40)
/* Maximum size of circular buffer */
@@ -177,7 +180,12 @@ enum rte_bbdev_op_ldpcdec_flag_bitmasks {
/** Set if a device supports loop-back access to
* HARQ internal memory. Intended for troubleshooting.
*/
- RTE_BBDEV_LDPC_INTERNAL_HARQ_MEMORY_LOOPBACK = (1ULL << 17)
+ RTE_BBDEV_LDPC_INTERNAL_HARQ_MEMORY_LOOPBACK = (1ULL << 17),
+ /** Set if a device includes LLR filler bits in the circular buffer
+ * for HARQ memory. If not set, it is assumed the filler bits are not
+ * in HARQ memory and handled directly by the LDPC decoder.
+ */
+ RTE_BBDEV_LDPC_INTERNAL_HARQ_MEMORY_FILLERS = (1ULL << 18)
};
/** Flags for LDPC encoder operation and capability structure */
--
1.8.3.1
next prev parent reply other threads:[~2020-03-29 20:19 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-29 20:18 [dpdk-dev] [PATCH v1 00/13] drivers/baseband: PMD for FPGA 5GNR FEC Nicolas Chautru
2020-03-29 20:18 ` Nicolas Chautru [this message]
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 02/13] bbdev: expose device HARQ buffer size at device level Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 03/13] drivers/baseband: add PMD for FPGA 5GNR FEC Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 04/13] baseband/fpga_5gnr_fec: add register definition file Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 05/13] baseband/fpga_5gnr_fec: add device info_get function Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 06/13] baseband/fpga_5gnr_fec: add queue configuration Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 07/13] baseband/fpga_5gnr_fec: add LDPC processing functions Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 08/13] baseband/fpga_5gnr_fec: add HW error capture Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 09/13] baseband/fpga_5gnr_fec: add debug functionality Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 10/13] baseband/fpga_5gnr_fec: add configure function Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 11/13] baseband/fpga_5gnr_fec: add harq loopback capability Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 12/13] baseband/fpga_5gnr_fec: add interrupt support Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 13/13] doc: add feature matrix table for bbdev devices Nicolas Chautru
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1585513100-67277-2-git-send-email-nicolas.chautru@intel.com \
--to=nicolas.chautru@intel.com \
--cc=dev@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).