From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from dpdk.org (dpdk.org [92.243.14.124])
by inbox.dpdk.org (Postfix) with ESMTP id CADE4A052A;
Sun, 12 Jul 2020 23:00:50 +0200 (CEST)
Received: from [92.243.14.124] (localhost [127.0.0.1])
by dpdk.org (Postfix) with ESMTP id 663781D54D;
Sun, 12 Jul 2020 22:59:57 +0200 (CEST)
Received: from mellanox.co.il (mail-il-dmz.mellanox.com [193.47.165.129])
by dpdk.org (Postfix) with ESMTP id 534EF1D541
for <dev@dpdk.org>; Sun, 12 Jul 2020 22:59:56 +0200 (CEST)
Received: from Internal Mail-Server by MTLPINE1 (envelope-from
orika@mellanox.com) with SMTP; 12 Jul 2020 23:59:51 +0300
Received: from pegasus04.mtr.labs.mlnx. (pegasus04.mtr.labs.mlnx
[10.210.16.126])
by labmailer.mlnx (8.13.8/8.13.8) with ESMTP id 06CKxFG4025997;
Sun, 12 Jul 2020 23:59:50 +0300
From: Ori Kam <orika@mellanox.com>
To: jerinj@marvell.com, xiang.w.wang@intel.com, matan@mellanox.com,
viacheslavo@mellanox.com, Shahaf Shuler <shahafs@mellanox.com>,
Ray Kinsella <mdr@ashroe.eu>, Neil Horman <nhorman@tuxdriver.com>
Cc: guyk@marvell.com, dev@dpdk.org, pbhagavatula@marvell.com,
hemant.agrawal@nxp.com, opher@mellanox.com, alexr@mellanox.com,
dovrat@marvell.com, pkapoor@marvell.com, nipun.gupta@nxp.com,
bruce.richardson@intel.com, yang.a.hong@intel.com,
harry.chang@intel.com, gu.jian1@zte.com.cn, shanjiangh@chinatelecom.cn,
zhangy.yun@chinatelecom.cn, lixingfu@huachentel.com,
wushuai@inspur.com, yuyingxia@yxlink.com, fanchenggang@sunyainfo.com,
davidfgao@tencent.com, liuzhong1@chinaunicom.cn, zhaoyong11@huawei.com,
oc@yunify.com, jim@netgate.com, hongjun.ni@intel.com, deri@ntop.org,
fc@napatech.com, arthur.su@lionic.com, thomas@monjalon.net,
orika@mellanox.com, rasland@mellanox.com
Date: Sun, 12 Jul 2020 20:58:50 +0000
Message-Id: <1594587541-110442-10-git-send-email-orika@mellanox.com>
X-Mailer: git-send-email 1.8.3.1
In-Reply-To: <1594587541-110442-1-git-send-email-orika@mellanox.com>
References: <1593941027-86651-1-git-send-email-orika@mellanox.com>
<1594587541-110442-1-git-send-email-orika@mellanox.com>
Subject: [dpdk-dev] [PATCH v2 09/20] common/mlx5: add write and read RXP
registers
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
This commits add the write and read RXP registers functionality.
Signed-off-by: Ori Kam <orika@mellanox.com>
Acked-by: Viacheslav Ovsiienko <viacheslavo@mellanox.com>
---
drivers/common/mlx5/mlx5_devx_cmds.c | 78 +++++++++++++++++++++++++
drivers/common/mlx5/mlx5_devx_cmds.h | 10 ++++
drivers/common/mlx5/rte_common_mlx5_version.map | 2 +
3 files changed, 90 insertions(+)
diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c
index fe781c7..9094012 100644
--- a/drivers/common/mlx5/mlx5_devx_cmds.c
+++ b/drivers/common/mlx5/mlx5_devx_cmds.c
@@ -1720,3 +1720,81 @@ struct mlx5_devx_obj *
return 0;
}
+/**
+ * Write to RXP registers.
+ *
+ * @param ctx
+ * ibv device handle
+ * @param engine_id
+ * Chooses on which engine the register will be written..
+ * @param addr
+ * Register address.
+ * @param data
+ * Data to be written to the register.
+ *
+ * @return
+ * 0 on success, a negative errno value otherwise and rte_errno is set.
+ */
+int
+mlx5_devx_regex_register_write(struct ibv_context *ctx, int engine_id,
+ uint32_t addr, uint32_t data)
+{
+ uint32_t out[MLX5_ST_SZ_DW(set_regexp_register_out)] = {0};
+ uint32_t in[MLX5_ST_SZ_DW(set_regexp_register_in)] = {0};
+ int ret;
+
+ MLX5_SET(set_regexp_register_in, in, opcode,
+ MLX5_CMD_SET_REGEX_REGISTERS);
+ MLX5_SET(set_regexp_register_in, in, engine_id, engine_id);
+ MLX5_SET(set_regexp_register_in, in, register_address, addr);
+ MLX5_SET(set_regexp_register_in, in, register_data, data);
+
+ ret = mlx5_glue->devx_general_cmd(ctx, in, sizeof(in), out,
+ sizeof(out));
+ if (ret) {
+ DRV_LOG(ERR, "Set regexp register failed %d", ret);
+ rte_errno = errno;
+ return -errno;
+ }
+ return 0;
+}
+
+
+/**
+ * Read from RXP registers
+ *
+ * @param ctx
+ * ibv device handle
+ * @param engine_id
+ * Chooses from which engine to read.
+ * @param addr
+ * Register address.
+ * @param data
+ * Output containing the pointer to the data..
+ *
+ * @return
+ * 0 on success, a negative errno value otherwise and rte_errno is set.
+ */
+int
+mlx5_devx_regex_register_read(struct ibv_context *ctx, int engine_id,
+ uint32_t addr, uint32_t *data)
+{
+ uint32_t out[MLX5_ST_SZ_DW(query_regexp_register_out)] = {0};
+ uint32_t in[MLX5_ST_SZ_DW(query_regexp_register_in)] = {0};
+ int ret;
+
+ MLX5_SET(query_regexp_register_in, in, opcode,
+ MLX5_CMD_QUERY_REGEX_REGISTERS);
+ MLX5_SET(query_regexp_register_in, in, engine_id, engine_id);
+ MLX5_SET(query_regexp_register_in, in, register_address, addr);
+
+ ret = mlx5_glue->devx_general_cmd(ctx, in, sizeof(in), out,
+ sizeof(out));
+ if (ret) {
+ DRV_LOG(ERR, "Query regexp register failed %d", ret);
+ rte_errno = errno;
+ return -errno;
+ }
+ *data = MLX5_GET(query_regexp_register_out, out, register_data);
+ return 0;
+}
diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h
index 655e31f..a2a9045 100644
--- a/drivers/common/mlx5/mlx5_devx_cmds.h
+++ b/drivers/common/mlx5/mlx5_devx_cmds.h
@@ -374,6 +374,10 @@ int mlx5_devx_cmd_modify_qp_state(struct mlx5_devx_obj *qp,
__rte_internal
int mlx5_devx_cmd_modify_rqt(struct mlx5_devx_obj *rqt,
struct mlx5_devx_rqt_attr *rqt_attr);
+int mlx5_devx_regex_register_write(struct ibv_context *ctx, int engine_id,
+ uint32_t addr, uint32_t data);
+int mlx5_devx_regex_register_read(struct ibv_context *ctx, int engine_id,
+ uint32_t addr, uint32_t *data);
/**
* Create virtio queue counters object DevX API.
@@ -408,4 +412,10 @@ int mlx5_devx_cmd_query_virtio_q_counters(struct mlx5_devx_obj *couners_obj,
__rte_internal
int mlx5_devx_regex_database_program(void *ctx, uint8_t engine,
uint32_t umem_id, uint64_t umem_offset);
+__rte_internal
+int mlx5_devx_regex_register_read(struct ibv_context *ctx, int engine_id,
+ uint32_t addr, uint32_t *data);
+__rte_internal
+int mlx5_devx_regex_register_write(struct ibv_context *ctx, int engine_id,
+ uint32_t addr, uint32_t data);
#endif /* RTE_PMD_MLX5_DEVX_CMDS_H_ */
diff --git a/drivers/common/mlx5/rte_common_mlx5_version.map b/drivers/common/mlx5/rte_common_mlx5_version.map
index 6054d39..138719d 100644
--- a/drivers/common/mlx5/rte_common_mlx5_version.map
+++ b/drivers/common/mlx5/rte_common_mlx5_version.map
@@ -38,6 +38,8 @@ INTERNAL {
mlx5_devx_regex_database_program;
mlx5_devx_regex_database_resume;
mlx5_devx_regex_database_stop;
+ mlx5_devx_regex_register_read;
+ mlx5_devx_regex_register_write;
mlx5_get_ifname_sysfs;
mlx5_get_dbr;
--
1.8.3.1