From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8EC38A04B7; Tue, 13 Oct 2020 15:51:28 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 112651DBF2; Tue, 13 Oct 2020 15:46:29 +0200 (CEST) Received: from dispatch1-us1.ppe-hosted.com (dispatch1-us1.ppe-hosted.com [67.231.154.164]) by dpdk.org (Postfix) with ESMTP id 0C8161DB86 for ; Tue, 13 Oct 2020 15:46:05 +0200 (CEST) Received: from mx1-us1.ppe-hosted.com (unknown [10.110.50.150]) by dispatch1-us1.ppe-hosted.com (PPE Hosted ESMTP Server) with ESMTP id D6FBF20117 for ; Tue, 13 Oct 2020 13:46:02 +0000 (UTC) Received: from us4-mdac16-56.at1.mdlocal (unknown [10.110.48.199]) by mx1-us1.ppe-hosted.com (PPE Hosted ESMTP Server) with ESMTP id D02F5800AD for ; Tue, 13 Oct 2020 13:46:02 +0000 (UTC) X-Virus-Scanned: Proofpoint Essentials engine Received: from mx1-us1.ppe-hosted.com (unknown [10.110.49.106]) by mx1-us1.ppe-hosted.com (PPE Hosted ESMTP Server) with ESMTPS id 37D7010007F for ; Tue, 13 Oct 2020 13:46:02 +0000 (UTC) Received: from webmail.solarflare.com (uk.solarflare.com [193.34.186.16]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by mx1-us1.ppe-hosted.com (PPE Hosted ESMTP Server) with ESMTPS id DE864B4007F for ; Tue, 13 Oct 2020 13:46:01 +0000 (UTC) Received: from ukex01.SolarFlarecom.com (10.17.10.4) by ukex01.SolarFlarecom.com (10.17.10.4) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 13 Oct 2020 14:45:56 +0100 Received: from opal.uk.solarflarecom.com (10.17.10.1) by ukex01.SolarFlarecom.com (10.17.10.4) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 13 Oct 2020 14:45:56 +0100 Received: from ukv-loginhost.uk.solarflarecom.com (ukv-loginhost.uk.solarflarecom.com [10.17.10.39]) by opal.uk.solarflarecom.com (8.13.8/8.13.8) with ESMTP id 09DDjuF9006046 for ; Tue, 13 Oct 2020 14:45:56 +0100 Received: from ukv-loginhost.uk.solarflarecom.com (localhost [127.0.0.1]) by ukv-loginhost.uk.solarflarecom.com (Postfix) with ESMTP id 180061613AB for ; Tue, 13 Oct 2020 14:45:56 +0100 (BST) From: Andrew Rybchenko To: Date: Tue, 13 Oct 2020 14:45:33 +0100 Message-ID: <1602596753-32282-17-git-send-email-arybchenko@solarflare.com> X-Mailer: git-send-email 1.8.3.1 In-Reply-To: <1602596753-32282-1-git-send-email-arybchenko@solarflare.com> References: <1602596753-32282-1-git-send-email-arybchenko@solarflare.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-12.5.0.1300-8.6.1012-25722.003 X-TM-AS-Result: No-4.221000-8.000000-10 X-TMASE-MatchedRID: EXK6mOKXkKJbbYRuf3nrh7sHVDDM5xAPSoCG4sefl8QGmHr1eMxt2YB5 w6KBECW1rdoLblq9S5oO1mVtY5XA0CRUxBx2BTap4M3l0EeXvQ1ReWnUUdhI9bjOUXWmQ3OWCT2 og8mlUDuSEtmXcPvHCmqRpbgWk2Z7FT1JxtePq0RdDcY5R0jT7trtxg4b+wrsUx4Up3qvMKeDye MsiRKLO/wvQWrwRKFG2kt1wREKTsQsO+kVEfVuQg97mDMXdNW3ce/io1zKJlVjsW/dcHO/4crU3 m4wf5VQ/l6vas/Ugqvv2WoTNgecbHI/MxNRI7Uk/NOUkr6ADzc9/b618SpbHR546Z08FdluXWjv A8TpWFiWFTv/8h1cqGdMSbFl0ohwyw0dUT70SVEyIyttzvQ99/ngX/aL8PCN4PRrWDwT3UtolGI WaLPyOie5LrMlxEsldYklTdZ7hantzSKzUmDUVyhJ5tvbfbyLjhdrcmlB7cPWXfwzppZ8SEqkiq c7rRQWMH85i2Gfh19tjB2EBubuvTEMBympXzDhI0cHLI6lhgIvV5f7P0HVDL53x71IIIES/+9HB w3oLFxcnc861BmfZ4e9sL8Z7e1zjNea/HVv9rygpIKfOvr6D7qGBW9J0YqjIFvLuPOiwdc+UBbB 9UDbDgDIbN6P3NBYlQ/yYOpZUjZYKI4f2iLMS/UwiX15l0tvBGvINcfHqhdpsnGGIgWMmXgj0Xr zki4tVRRcFyJSgQHnaeNu7AozaDHyZ/lLOvopTNDKZy5/hvR+tO36GYDlskoPLn6eZ90+eXxtDc Y/PUwvT1VdaBgq6SvTbcAONBtJ3Z0VjXe2WZqeAiCmPx4NwJuJ+Pb8n/VxSnQ4MjwaO9cqtq5d3 cxkNVbgjcL9hurQjOcU9Vogeew2uiT/NvJn891DQ4TT+z2+GiRBNGK71nM= X-TM-AS-User-Approved-Sender: Yes X-TM-AS-User-Blocked-Sender: No X-TMASE-Result: 10--4.221000-8.000000 X-TMASE-Version: SMEX-12.5.0.1300-8.6.1012-25722.003 X-MDID: 1602596762-VWrnD4z9kObz X-PPE-DISP: 1602596762;VWrnD4z9kObz Subject: [dpdk-dev] [PATCH 16/36] net/sfc: implement EF100 native Rx datapath X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Signed-off-by: Andrew Rybchenko --- doc/guides/nics/sfc_efx.rst | 3 + drivers/net/sfc/meson.build | 3 +- drivers/net/sfc/sfc_dp_rx.h | 1 + drivers/net/sfc/sfc_ef100.h | 35 ++ drivers/net/sfc/sfc_ef100_rx.c | 612 +++++++++++++++++++++++++++++++++ drivers/net/sfc/sfc_ethdev.c | 1 + drivers/net/sfc/sfc_kvargs.h | 4 +- 7 files changed, 657 insertions(+), 2 deletions(-) create mode 100644 drivers/net/sfc/sfc_ef100.h create mode 100644 drivers/net/sfc/sfc_ef100_rx.c diff --git a/doc/guides/nics/sfc_efx.rst b/doc/guides/nics/sfc_efx.rst index 84b9b56ddb..c05c565275 100644 --- a/doc/guides/nics/sfc_efx.rst +++ b/doc/guides/nics/sfc_efx.rst @@ -301,12 +301,15 @@ boolean parameters value. **auto** allows the driver itself to make a choice based on firmware features available and required by the datapath implementation. **efx** chooses libefx-based datapath which supports Rx scatter. + Supported for SFN7xxx, SFN8xxx and X2xxx family adapters only. **ef10** chooses EF10 (SFN7xxx, SFN8xxx, X2xxx) native datapath which is more efficient than libefx-based and provides richer packet type classification. **ef10_essb** chooses SFNX2xxx equal stride super-buffer datapath which may be used on DPDK firmware variant only (see notes about its limitations above). + **ef100** chooses EF100 native datapath which is the only supported + Rx datapath for EF100 architecture based NICs. - ``tx_datapath`` [auto|efx|ef10|ef10_simple] (default **auto**) diff --git a/drivers/net/sfc/meson.build b/drivers/net/sfc/meson.build index 304e8686e5..604c67cddd 100644 --- a/drivers/net/sfc/meson.build +++ b/drivers/net/sfc/meson.build @@ -51,5 +51,6 @@ sources = files( 'sfc_dp.c', 'sfc_ef10_rx.c', 'sfc_ef10_essb_rx.c', - 'sfc_ef10_tx.c' + 'sfc_ef10_tx.c', + 'sfc_ef100_rx.c', ) diff --git a/drivers/net/sfc/sfc_dp_rx.h b/drivers/net/sfc/sfc_dp_rx.h index 2101fd7547..3aba39658e 100644 --- a/drivers/net/sfc/sfc_dp_rx.h +++ b/drivers/net/sfc/sfc_dp_rx.h @@ -266,6 +266,7 @@ const struct sfc_dp_rx *sfc_dp_rx_by_dp_rxq(const struct sfc_dp_rxq *dp_rxq); extern struct sfc_dp_rx sfc_efx_rx; extern struct sfc_dp_rx sfc_ef10_rx; extern struct sfc_dp_rx sfc_ef10_essb_rx; +extern struct sfc_dp_rx sfc_ef100_rx; #ifdef __cplusplus } diff --git a/drivers/net/sfc/sfc_ef100.h b/drivers/net/sfc/sfc_ef100.h new file mode 100644 index 0000000000..6da6cfabdb --- /dev/null +++ b/drivers/net/sfc/sfc_ef100.h @@ -0,0 +1,35 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * + * Copyright(c) 2019-2020 Xilinx, Inc. + * Copyright(c) 2018-2019 Solarflare Communications Inc. + * + * This software was jointly developed between OKTET Labs (under contract + * for Solarflare) and Solarflare Communications, Inc. + */ + +#ifndef _SFC_EF100_H +#define _SFC_EF100_H + +#ifdef __cplusplus +extern "C" { +#endif + +static inline bool +sfc_ef100_ev_present(const efx_qword_t *ev, bool phase_bit) +{ + return !((ev->eq_u64[0] & + EFX_INPLACE_MASK64(0, 63, ESF_GZ_EV_EVQ_PHASE)) ^ + ((uint64_t)phase_bit << ESF_GZ_EV_EVQ_PHASE_LBN)); +} + +static inline bool +sfc_ef100_ev_type_is(const efx_qword_t *ev, unsigned int type) +{ + return (ev->eq_u64[0] & EFX_INPLACE_MASK64(0, 63, ESF_GZ_E_TYPE)) == + EFX_INSERT_FIELD64(0, 63, ESF_GZ_E_TYPE, type); +} + +#ifdef __cplusplus +} +#endif +#endif /* _SFC_EF100_H */ diff --git a/drivers/net/sfc/sfc_ef100_rx.c b/drivers/net/sfc/sfc_ef100_rx.c new file mode 100644 index 0000000000..c0e70c9943 --- /dev/null +++ b/drivers/net/sfc/sfc_ef100_rx.c @@ -0,0 +1,612 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * + * Copyright(c) 2019-2020 Xilinx, Inc. + * Copyright(c) 2018-2019 Solarflare Communications Inc. + * + * This software was jointly developed between OKTET Labs (under contract + * for Solarflare) and Solarflare Communications, Inc. + */ + +/* EF100 native datapath implementation */ + +#include + +#include +#include +#include +#include + +#include "efx_types.h" +#include "efx_regs_ef100.h" + +#include "sfc_debug.h" +#include "sfc_tweak.h" +#include "sfc_dp_rx.h" +#include "sfc_kvargs.h" +#include "sfc_ef100.h" + + +#define sfc_ef100_rx_err(_rxq, ...) \ + SFC_DP_LOG(SFC_KVARG_DATAPATH_EF100, ERR, &(_rxq)->dp.dpq, __VA_ARGS__) + +#define sfc_ef100_rx_debug(_rxq, ...) \ + SFC_DP_LOG(SFC_KVARG_DATAPATH_EF100, DEBUG, &(_rxq)->dp.dpq, \ + __VA_ARGS__) + +/** + * Maximum number of descriptors/buffers in the Rx ring. + * It should guarantee that corresponding event queue never overfill. + * EF10 native datapath uses event queue of the same size as Rx queue. + * Maximum number of events on datapath can be estimated as number of + * Rx queue entries (one event per Rx buffer in the worst case) plus + * Rx error and flush events. + */ +#define SFC_EF100_RXQ_LIMIT(_ndesc) \ + ((_ndesc) - 1 /* head must not step on tail */ - \ + 1 /* Rx error */ - 1 /* flush */) + +struct sfc_ef100_rx_sw_desc { + struct rte_mbuf *mbuf; +}; + +struct sfc_ef100_rxq { + /* Used on data path */ + unsigned int flags; +#define SFC_EF100_RXQ_STARTED 0x1 +#define SFC_EF100_RXQ_NOT_RUNNING 0x2 +#define SFC_EF100_RXQ_EXCEPTION 0x4 + unsigned int ptr_mask; + unsigned int evq_phase_bit_shift; + unsigned int ready_pkts; + unsigned int completed; + unsigned int evq_read_ptr; + volatile efx_qword_t *evq_hw_ring; + struct sfc_ef100_rx_sw_desc *sw_ring; + uint64_t rearm_data; + uint16_t buf_size; + uint16_t prefix_size; + + /* Used on refill */ + unsigned int added; + unsigned int max_fill_level; + unsigned int refill_threshold; + struct rte_mempool *refill_mb_pool; + efx_qword_t *rxq_hw_ring; + volatile void *doorbell; + + /* Datapath receive queue anchor */ + struct sfc_dp_rxq dp; +}; + +static inline struct sfc_ef100_rxq * +sfc_ef100_rxq_by_dp_rxq(struct sfc_dp_rxq *dp_rxq) +{ + return container_of(dp_rxq, struct sfc_ef100_rxq, dp); +} + +static inline void +sfc_ef100_rx_qpush(struct sfc_ef100_rxq *rxq, unsigned int added) +{ + efx_dword_t dword; + + EFX_POPULATE_DWORD_1(dword, ERF_GZ_RX_RING_PIDX, added & rxq->ptr_mask); + + /* DMA sync to device is not required */ + + /* + * rte_write32() has rte_io_wmb() which guarantees that the STORE + * operations (i.e. Rx and event descriptor updates) that precede + * the rte_io_wmb() call are visible to NIC before the STORE + * operations that follow it (i.e. doorbell write). + */ + rte_write32(dword.ed_u32[0], rxq->doorbell); + + sfc_ef100_rx_debug(rxq, "RxQ pushed doorbell at pidx %u (added=%u)", + EFX_DWORD_FIELD(dword, ERF_GZ_RX_RING_PIDX), + added); +} + +static void +sfc_ef100_rx_qrefill(struct sfc_ef100_rxq *rxq) +{ + const unsigned int ptr_mask = rxq->ptr_mask; + unsigned int free_space; + unsigned int bulks; + void *objs[SFC_RX_REFILL_BULK]; + unsigned int added = rxq->added; + + free_space = rxq->max_fill_level - (added - rxq->completed); + + if (free_space < rxq->refill_threshold) + return; + + bulks = free_space / RTE_DIM(objs); + /* refill_threshold guarantees that bulks is positive */ + SFC_ASSERT(bulks > 0); + + do { + unsigned int id; + unsigned int i; + + if (unlikely(rte_mempool_get_bulk(rxq->refill_mb_pool, objs, + RTE_DIM(objs)) < 0)) { + struct rte_eth_dev_data *dev_data = + rte_eth_devices[rxq->dp.dpq.port_id].data; + + /* + * It is hardly a safe way to increment counter + * from different contexts, but all PMDs do it. + */ + dev_data->rx_mbuf_alloc_failed += RTE_DIM(objs); + /* Return if we have posted nothing yet */ + if (added == rxq->added) + return; + /* Push posted */ + break; + } + + for (i = 0, id = added & ptr_mask; + i < RTE_DIM(objs); + ++i, ++id) { + struct rte_mbuf *m = objs[i]; + struct sfc_ef100_rx_sw_desc *rxd; + rte_iova_t phys_addr; + + MBUF_RAW_ALLOC_CHECK(m); + + SFC_ASSERT((id & ~ptr_mask) == 0); + rxd = &rxq->sw_ring[id]; + rxd->mbuf = m; + + /* + * Avoid writing to mbuf. It is cheaper to do it + * when we receive packet and fill in nearby + * structure members. + */ + + phys_addr = rte_mbuf_data_iova_default(m); + EFX_POPULATE_QWORD_1(rxq->rxq_hw_ring[id], + ESF_GZ_RX_BUF_ADDR, phys_addr); + } + + added += RTE_DIM(objs); + } while (--bulks > 0); + + SFC_ASSERT(rxq->added != added); + rxq->added = added; + sfc_ef100_rx_qpush(rxq, added); +} + +static bool +sfc_ef100_rx_prefix_to_offloads(const efx_oword_t *rx_prefix, + struct rte_mbuf *m) +{ + const efx_word_t *class; + uint64_t ol_flags = 0; + + RTE_BUILD_BUG_ON(EFX_LOW_BIT(ESF_GZ_RX_PREFIX_CLASS) % CHAR_BIT != 0); + RTE_BUILD_BUG_ON(EFX_WIDTH(ESF_GZ_RX_PREFIX_CLASS) % CHAR_BIT != 0); + RTE_BUILD_BUG_ON(EFX_WIDTH(ESF_GZ_RX_PREFIX_CLASS) / CHAR_BIT != + sizeof(*class)); + class = (const efx_word_t *)((const uint8_t *)rx_prefix + + EFX_LOW_BIT(ESF_GZ_RX_PREFIX_CLASS) / CHAR_BIT); + if (unlikely(EFX_WORD_FIELD(*class, + ESF_GZ_RX_PREFIX_HCLASS_L2_STATUS) != + ESE_GZ_RH_HCLASS_L2_STATUS_OK)) + return false; + + m->ol_flags = ol_flags; + return true; +} + +static const uint8_t * +sfc_ef100_rx_pkt_prefix(const struct rte_mbuf *m) +{ + return (const uint8_t *)m->buf_addr + RTE_PKTMBUF_HEADROOM; +} + +static struct rte_mbuf * +sfc_ef100_rx_next_mbuf(struct sfc_ef100_rxq *rxq) +{ + struct rte_mbuf *m; + unsigned int id; + + /* mbuf associated with current Rx descriptor */ + m = rxq->sw_ring[rxq->completed++ & rxq->ptr_mask].mbuf; + + /* completed is already moved to the next one */ + if (unlikely(rxq->completed == rxq->added)) + goto done; + + /* + * Prefetch Rx prefix of the next packet. + * Current packet is scattered and the next mbuf is its fragment + * it simply prefetches some data - no harm since packet rate + * should not be high if scatter is used. + */ + id = rxq->completed & rxq->ptr_mask; + rte_prefetch0(sfc_ef100_rx_pkt_prefix(rxq->sw_ring[id].mbuf)); + + if (unlikely(rxq->completed + 1 == rxq->added)) + goto done; + + /* + * Prefetch mbuf control structure of the next after next Rx + * descriptor. + */ + id = (id == rxq->ptr_mask) ? 0 : (id + 1); + rte_mbuf_prefetch_part1(rxq->sw_ring[id].mbuf); + + /* + * If the next time we'll need SW Rx descriptor from the next + * cache line, try to make sure that we have it in cache. + */ + if ((id & 0x7) == 0x7) + rte_prefetch0(&rxq->sw_ring[(id + 1) & rxq->ptr_mask]); + +done: + return m; +} + +static struct rte_mbuf ** +sfc_ef100_rx_process_ready_pkts(struct sfc_ef100_rxq *rxq, + struct rte_mbuf **rx_pkts, + struct rte_mbuf ** const rx_pkts_end) +{ + while (rxq->ready_pkts > 0 && rx_pkts != rx_pkts_end) { + struct rte_mbuf *pkt; + struct rte_mbuf *lastseg; + const efx_oword_t *rx_prefix; + uint16_t pkt_len; + uint16_t seg_len; + bool deliver; + + rxq->ready_pkts--; + + pkt = sfc_ef100_rx_next_mbuf(rxq); + MBUF_RAW_ALLOC_CHECK(pkt); + + RTE_BUILD_BUG_ON(sizeof(pkt->rearm_data[0]) != + sizeof(rxq->rearm_data)); + pkt->rearm_data[0] = rxq->rearm_data; + + /* data_off already moved past Rx prefix */ + rx_prefix = (const efx_oword_t *)sfc_ef100_rx_pkt_prefix(pkt); + + pkt_len = EFX_OWORD_FIELD(rx_prefix[0], + ESF_GZ_RX_PREFIX_LENGTH); + SFC_ASSERT(pkt_len > 0); + rte_pktmbuf_pkt_len(pkt) = pkt_len; + + seg_len = RTE_MIN(pkt_len, rxq->buf_size - rxq->prefix_size); + rte_pktmbuf_data_len(pkt) = seg_len; + + deliver = sfc_ef100_rx_prefix_to_offloads(rx_prefix, pkt); + + lastseg = pkt; + while ((pkt_len -= seg_len) > 0) { + struct rte_mbuf *seg; + + seg = sfc_ef100_rx_next_mbuf(rxq); + MBUF_RAW_ALLOC_CHECK(seg); + + seg->data_off = RTE_PKTMBUF_HEADROOM; + + seg_len = RTE_MIN(pkt_len, rxq->buf_size); + rte_pktmbuf_data_len(seg) = seg_len; + rte_pktmbuf_pkt_len(seg) = seg_len; + + pkt->nb_segs++; + lastseg->next = seg; + lastseg = seg; + } + + if (likely(deliver)) + *rx_pkts++ = pkt; + else + rte_pktmbuf_free(pkt); + } + + return rx_pkts; +} + +static bool +sfc_ef100_rx_get_event(struct sfc_ef100_rxq *rxq, efx_qword_t *ev) +{ + *ev = rxq->evq_hw_ring[rxq->evq_read_ptr & rxq->ptr_mask]; + + if (!sfc_ef100_ev_present(ev, + (rxq->evq_read_ptr >> rxq->evq_phase_bit_shift) & 1)) + return false; + + if (unlikely(!sfc_ef100_ev_type_is(ev, ESE_GZ_EF100_EV_RX_PKTS))) { + /* + * Do not move read_ptr to keep the event for exception + * handling by the control path. + */ + rxq->flags |= SFC_EF100_RXQ_EXCEPTION; + sfc_ef100_rx_err(rxq, + "RxQ exception at EvQ ptr %u(%#x), event %08x:%08x", + rxq->evq_read_ptr, rxq->evq_read_ptr & rxq->ptr_mask, + EFX_QWORD_FIELD(*ev, EFX_DWORD_1), + EFX_QWORD_FIELD(*ev, EFX_DWORD_0)); + return false; + } + + sfc_ef100_rx_debug(rxq, "RxQ got event %08x:%08x at %u (%#x)", + EFX_QWORD_FIELD(*ev, EFX_DWORD_1), + EFX_QWORD_FIELD(*ev, EFX_DWORD_0), + rxq->evq_read_ptr, + rxq->evq_read_ptr & rxq->ptr_mask); + + rxq->evq_read_ptr++; + return true; +} + +static uint16_t +sfc_ef100_recv_pkts(void *rx_queue, struct rte_mbuf **rx_pkts, uint16_t nb_pkts) +{ + struct sfc_ef100_rxq *rxq = sfc_ef100_rxq_by_dp_rxq(rx_queue); + struct rte_mbuf ** const rx_pkts_end = &rx_pkts[nb_pkts]; + efx_qword_t rx_ev; + + rx_pkts = sfc_ef100_rx_process_ready_pkts(rxq, rx_pkts, rx_pkts_end); + + if (unlikely(rxq->flags & + (SFC_EF100_RXQ_NOT_RUNNING | SFC_EF100_RXQ_EXCEPTION))) + goto done; + + while (rx_pkts != rx_pkts_end && sfc_ef100_rx_get_event(rxq, &rx_ev)) { + rxq->ready_pkts = + EFX_QWORD_FIELD(rx_ev, ESF_GZ_EV_RXPKTS_NUM_PKT); + rx_pkts = sfc_ef100_rx_process_ready_pkts(rxq, rx_pkts, + rx_pkts_end); + } + + /* It is not a problem if we refill in the case of exception */ + sfc_ef100_rx_qrefill(rxq); + +done: + return nb_pkts - (rx_pkts_end - rx_pkts); +} + +static const uint32_t * +sfc_ef100_supported_ptypes_get(__rte_unused uint32_t tunnel_encaps) +{ + static const uint32_t ef100_native_ptypes[] = { + RTE_PTYPE_UNKNOWN + }; + + return ef100_native_ptypes; +} + +static sfc_dp_rx_qdesc_npending_t sfc_ef100_rx_qdesc_npending; +static unsigned int +sfc_ef100_rx_qdesc_npending(__rte_unused struct sfc_dp_rxq *dp_rxq) +{ + return 0; +} + +static sfc_dp_rx_qdesc_status_t sfc_ef100_rx_qdesc_status; +static int +sfc_ef100_rx_qdesc_status(__rte_unused struct sfc_dp_rxq *dp_rxq, + __rte_unused uint16_t offset) +{ + return -ENOTSUP; +} + + +static sfc_dp_rx_get_dev_info_t sfc_ef100_rx_get_dev_info; +static void +sfc_ef100_rx_get_dev_info(struct rte_eth_dev_info *dev_info) +{ + /* + * Number of descriptors just defines maximum number of pushed + * descriptors (fill level). + */ + dev_info->rx_desc_lim.nb_min = SFC_RX_REFILL_BULK; + dev_info->rx_desc_lim.nb_align = SFC_RX_REFILL_BULK; +} + + +static sfc_dp_rx_qsize_up_rings_t sfc_ef100_rx_qsize_up_rings; +static int +sfc_ef100_rx_qsize_up_rings(uint16_t nb_rx_desc, + struct sfc_dp_rx_hw_limits *limits, + __rte_unused struct rte_mempool *mb_pool, + unsigned int *rxq_entries, + unsigned int *evq_entries, + unsigned int *rxq_max_fill_level) +{ + /* + * rte_ethdev API guarantees that the number meets min, max and + * alignment requirements. + */ + if (nb_rx_desc <= limits->rxq_min_entries) + *rxq_entries = limits->rxq_min_entries; + else + *rxq_entries = rte_align32pow2(nb_rx_desc); + + *evq_entries = *rxq_entries; + + *rxq_max_fill_level = RTE_MIN(nb_rx_desc, + SFC_EF100_RXQ_LIMIT(*evq_entries)); + return 0; +} + + +static uint64_t +sfc_ef100_mk_mbuf_rearm_data(uint16_t port_id, uint16_t prefix_size) +{ + struct rte_mbuf m; + + memset(&m, 0, sizeof(m)); + + rte_mbuf_refcnt_set(&m, 1); + m.data_off = RTE_PKTMBUF_HEADROOM + prefix_size; + m.nb_segs = 1; + m.port = port_id; + + /* rearm_data covers structure members filled in above */ + rte_compiler_barrier(); + RTE_BUILD_BUG_ON(sizeof(m.rearm_data[0]) != sizeof(uint64_t)); + return m.rearm_data[0]; +} + +static sfc_dp_rx_qcreate_t sfc_ef100_rx_qcreate; +static int +sfc_ef100_rx_qcreate(uint16_t port_id, uint16_t queue_id, + const struct rte_pci_addr *pci_addr, int socket_id, + const struct sfc_dp_rx_qcreate_info *info, + struct sfc_dp_rxq **dp_rxqp) +{ + struct sfc_ef100_rxq *rxq; + int rc; + + rc = EINVAL; + if (info->rxq_entries != info->evq_entries) + goto fail_rxq_args; + + rc = ENOMEM; + rxq = rte_zmalloc_socket("sfc-ef100-rxq", sizeof(*rxq), + RTE_CACHE_LINE_SIZE, socket_id); + if (rxq == NULL) + goto fail_rxq_alloc; + + sfc_dp_queue_init(&rxq->dp.dpq, port_id, queue_id, pci_addr); + + rc = ENOMEM; + rxq->sw_ring = rte_calloc_socket("sfc-ef100-rxq-sw_ring", + info->rxq_entries, + sizeof(*rxq->sw_ring), + RTE_CACHE_LINE_SIZE, socket_id); + if (rxq->sw_ring == NULL) + goto fail_desc_alloc; + + rxq->flags |= SFC_EF100_RXQ_NOT_RUNNING; + rxq->ptr_mask = info->rxq_entries - 1; + rxq->evq_phase_bit_shift = rte_bsf32(info->evq_entries); + rxq->evq_hw_ring = info->evq_hw_ring; + rxq->max_fill_level = info->max_fill_level; + rxq->refill_threshold = info->refill_threshold; + rxq->rearm_data = + sfc_ef100_mk_mbuf_rearm_data(port_id, info->prefix_size); + rxq->prefix_size = info->prefix_size; + rxq->buf_size = info->buf_size; + rxq->refill_mb_pool = info->refill_mb_pool; + rxq->rxq_hw_ring = info->rxq_hw_ring; + rxq->doorbell = (volatile uint8_t *)info->mem_bar + + ER_GZ_RX_RING_DOORBELL_OFST + + (info->hw_index << info->vi_window_shift); + + sfc_ef100_rx_debug(rxq, "RxQ doorbell is %p", rxq->doorbell); + + *dp_rxqp = &rxq->dp; + return 0; + +fail_desc_alloc: + rte_free(rxq); + +fail_rxq_alloc: +fail_rxq_args: + return rc; +} + +static sfc_dp_rx_qdestroy_t sfc_ef100_rx_qdestroy; +static void +sfc_ef100_rx_qdestroy(struct sfc_dp_rxq *dp_rxq) +{ + struct sfc_ef100_rxq *rxq = sfc_ef100_rxq_by_dp_rxq(dp_rxq); + + rte_free(rxq->sw_ring); + rte_free(rxq); +} + +static sfc_dp_rx_qstart_t sfc_ef100_rx_qstart; +static int +sfc_ef100_rx_qstart(struct sfc_dp_rxq *dp_rxq, unsigned int evq_read_ptr) +{ + struct sfc_ef100_rxq *rxq = sfc_ef100_rxq_by_dp_rxq(dp_rxq); + + SFC_ASSERT(rxq->completed == 0); + SFC_ASSERT(rxq->added == 0); + + sfc_ef100_rx_qrefill(rxq); + + rxq->evq_read_ptr = evq_read_ptr; + + rxq->flags |= SFC_EF100_RXQ_STARTED; + rxq->flags &= ~(SFC_EF100_RXQ_NOT_RUNNING | SFC_EF100_RXQ_EXCEPTION); + + return 0; +} + +static sfc_dp_rx_qstop_t sfc_ef100_rx_qstop; +static void +sfc_ef100_rx_qstop(struct sfc_dp_rxq *dp_rxq, unsigned int *evq_read_ptr) +{ + struct sfc_ef100_rxq *rxq = sfc_ef100_rxq_by_dp_rxq(dp_rxq); + + rxq->flags |= SFC_EF100_RXQ_NOT_RUNNING; + + *evq_read_ptr = rxq->evq_read_ptr; +} + +static sfc_dp_rx_qrx_ev_t sfc_ef100_rx_qrx_ev; +static bool +sfc_ef100_rx_qrx_ev(struct sfc_dp_rxq *dp_rxq, __rte_unused unsigned int id) +{ + __rte_unused struct sfc_ef100_rxq *rxq = sfc_ef100_rxq_by_dp_rxq(dp_rxq); + + SFC_ASSERT(rxq->flags & SFC_EF100_RXQ_NOT_RUNNING); + + /* + * It is safe to ignore Rx event since we free all mbufs on + * queue purge anyway. + */ + + return false; +} + +static sfc_dp_rx_qpurge_t sfc_ef100_rx_qpurge; +static void +sfc_ef100_rx_qpurge(struct sfc_dp_rxq *dp_rxq) +{ + struct sfc_ef100_rxq *rxq = sfc_ef100_rxq_by_dp_rxq(dp_rxq); + unsigned int i; + struct sfc_ef100_rx_sw_desc *rxd; + + for (i = rxq->completed; i != rxq->added; ++i) { + rxd = &rxq->sw_ring[i & rxq->ptr_mask]; + rte_mbuf_raw_free(rxd->mbuf); + rxd->mbuf = NULL; + } + + rxq->completed = rxq->added = 0; + rxq->ready_pkts = 0; + + rxq->flags &= ~SFC_EF100_RXQ_STARTED; +} + +struct sfc_dp_rx sfc_ef100_rx = { + .dp = { + .name = SFC_KVARG_DATAPATH_EF100, + .type = SFC_DP_RX, + .hw_fw_caps = SFC_DP_HW_FW_CAP_EF100, + }, + .features = SFC_DP_RX_FEAT_MULTI_PROCESS, + .dev_offload_capa = 0, + .queue_offload_capa = DEV_RX_OFFLOAD_SCATTER, + .get_dev_info = sfc_ef100_rx_get_dev_info, + .qsize_up_rings = sfc_ef100_rx_qsize_up_rings, + .qcreate = sfc_ef100_rx_qcreate, + .qdestroy = sfc_ef100_rx_qdestroy, + .qstart = sfc_ef100_rx_qstart, + .qstop = sfc_ef100_rx_qstop, + .qrx_ev = sfc_ef100_rx_qrx_ev, + .qpurge = sfc_ef100_rx_qpurge, + .supported_ptypes_get = sfc_ef100_supported_ptypes_get, + .qdesc_npending = sfc_ef100_rx_qdesc_npending, + .qdesc_status = sfc_ef100_rx_qdesc_status, + .pkt_burst = sfc_ef100_recv_pkts, +}; diff --git a/drivers/net/sfc/sfc_ethdev.c b/drivers/net/sfc/sfc_ethdev.c index ae668face0..e1db9236e9 100644 --- a/drivers/net/sfc/sfc_ethdev.c +++ b/drivers/net/sfc/sfc_ethdev.c @@ -2151,6 +2151,7 @@ sfc_register_dp(void) /* Register once */ if (TAILQ_EMPTY(&sfc_dp_head)) { /* Prefer EF10 datapath */ + sfc_dp_register(&sfc_dp_head, &sfc_ef100_rx.dp); sfc_dp_register(&sfc_dp_head, &sfc_ef10_essb_rx.dp); sfc_dp_register(&sfc_dp_head, &sfc_ef10_rx.dp); sfc_dp_register(&sfc_dp_head, &sfc_efx_rx.dp); diff --git a/drivers/net/sfc/sfc_kvargs.h b/drivers/net/sfc/sfc_kvargs.h index f9d10e71cf..cc3f4a353e 100644 --- a/drivers/net/sfc/sfc_kvargs.h +++ b/drivers/net/sfc/sfc_kvargs.h @@ -34,12 +34,14 @@ extern "C" { #define SFC_KVARG_DATAPATH_EF10 "ef10" #define SFC_KVARG_DATAPATH_EF10_SIMPLE "ef10_simple" #define SFC_KVARG_DATAPATH_EF10_ESSB "ef10_essb" +#define SFC_KVARG_DATAPATH_EF100 "ef100" #define SFC_KVARG_RX_DATAPATH "rx_datapath" #define SFC_KVARG_VALUES_RX_DATAPATH \ "[" SFC_KVARG_DATAPATH_EFX "|" \ SFC_KVARG_DATAPATH_EF10 "|" \ - SFC_KVARG_DATAPATH_EF10_ESSB "]" + SFC_KVARG_DATAPATH_EF10_ESSB "|" \ + SFC_KVARG_DATAPATH_EF100 "]" #define SFC_KVARG_TX_DATAPATH "tx_datapath" #define SFC_KVARG_VALUES_TX_DATAPATH \ -- 2.17.1