From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from dpdk.org (dpdk.org [92.243.14.124])
	by inbox.dpdk.org (Postfix) with ESMTP id E0B2DA04B0;
	Sat, 24 Oct 2020 01:07:10 +0200 (CEST)
Received: from [92.243.14.124] (localhost [127.0.0.1])
	by dpdk.org (Postfix) with ESMTP id 516C966DA;
	Sat, 24 Oct 2020 01:06:53 +0200 (CEST)
Received: from mga14.intel.com (mga14.intel.com [192.55.52.115])
 by dpdk.org (Postfix) with ESMTP id B95A05A62
 for <dev@dpdk.org>; Sat, 24 Oct 2020 01:06:49 +0200 (CEST)
IronPort-SDR: 1YkZ4iZFUVBW7p0uSrdmg3pVwS/DVFiHcbmhupPVF5U10g0kfssH9r4aS0kOl7C7M89AXbLxOS
 PGIN3egij9Lw==
X-IronPort-AV: E=McAfee;i="6000,8403,9783"; a="166956845"
X-IronPort-AV: E=Sophos;i="5.77,410,1596524400"; d="scan'208";a="166956845"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from orsmga004.jf.intel.com ([10.7.209.38])
 by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 23 Oct 2020 16:06:47 -0700
IronPort-SDR: XGv0bB4fCg28mm4VBFq4UZ+WjQyLmXYpG+N9JUKp3f8jWoKn6cDoaLW8p54wAinWGtRv/2w35/
 BjU1HFe3A8wA==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.77,410,1596524400"; d="scan'208";a="467238276"
Received: from irvmail001.ir.intel.com ([163.33.26.43])
 by orsmga004.jf.intel.com with ESMTP; 23 Oct 2020 16:06:43 -0700
Received: from sivswdev09.ir.intel.com (sivswdev09.ir.intel.com
 [10.237.217.48])
 by irvmail001.ir.intel.com (8.14.3/8.13.6/MailSET/Hub) with ESMTP id
 09NN6hi0016406; Sat, 24 Oct 2020 00:06:43 +0100
Received: from sivswdev09.ir.intel.com (localhost [127.0.0.1])
 by sivswdev09.ir.intel.com with ESMTP id 09NN6htE007333;
 Sat, 24 Oct 2020 00:06:43 +0100
Received: (from lma25@localhost)
 by sivswdev09.ir.intel.com with LOCAL id 09NN6hEN007329;
 Sat, 24 Oct 2020 00:06:43 +0100
From: Liang Ma <liang.j.ma@intel.com>
To: dev@dpdk.org
Cc: anatoly.burakov@intel.com, viktorin@rehivetech.com, qi.z.zhang@intel.com, 
 ruifeng.wang@arm.com, beilei.xing@intel.com, jia.guo@intel.com,
 qiming.yang@intel.com, haiyue.wang@intel.com,
 bruce.richardson@intel.com, konstantin.ananyev@intel.com,
 david.hunt@intel.com, jerinjacobk@gmail.com, nhorman@tuxdriver.com,
 thomas@monjalon.net, timothy.mcdaniel@intel.com, gage.eads@intel.com,
 drc@linux.vnet.ibm.com, Liang Ma <liang.j.ma@intel.com>
Date: Sat, 24 Oct 2020 00:06:23 +0100
Message-Id: <1603494392-7181-2-git-send-email-liang.j.ma@intel.com>
X-Mailer: git-send-email 1.7.7.4
In-Reply-To: <1603494392-7181-1-git-send-email-liang.j.ma@intel.com>
References: <n>
 <1603494392-7181-1-git-send-email-liang.j.ma@intel.com>
In-Reply-To: <1603473432-11153-1-git-send-email-liang.j.ma@intel.com>
References: <1603473432-11153-1-git-send-email-liang.j.ma@intel.com>
Subject: [dpdk-dev] [PATCH v9 01/10] eal: add new x86 cpuid support for
	WAITPKG
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

Add a new CPUID flag indicating processor support for UMONITOR/UMWAIT
and TPAUSE instructions instruction.

Signed-off-by: Liang Ma <liang.j.ma@intel.com>
Signed-off-by: Anatoly Burakov <anatoly.burakov@intel.com>
Acked-by: Konstantin Ananyev <konstantin.ananyev@intel.com>
---
 lib/librte_eal/x86/include/rte_cpuflags.h | 1 +
 lib/librte_eal/x86/rte_cpuflags.c         | 2 ++
 2 files changed, 3 insertions(+)

diff --git a/lib/librte_eal/x86/include/rte_cpuflags.h b/lib/librte_eal/x86/include/rte_cpuflags.h
index c1d20364d1..848ba9cbfb 100644
--- a/lib/librte_eal/x86/include/rte_cpuflags.h
+++ b/lib/librte_eal/x86/include/rte_cpuflags.h
@@ -132,6 +132,7 @@ enum rte_cpu_flag_t {
 	RTE_CPUFLAG_MOVDIR64B,              /**< Direct Store Instructions 64B */
 	RTE_CPUFLAG_AVX512VP2INTERSECT,     /**< AVX512 Two Register Intersection */
 
+	RTE_CPUFLAG_WAITPKG,                /**< UMONITOR/UMWAIT/TPAUSE */
 	/* The last item */
 	RTE_CPUFLAG_NUMFLAGS,               /**< This should always be the last! */
 };
diff --git a/lib/librte_eal/x86/rte_cpuflags.c b/lib/librte_eal/x86/rte_cpuflags.c
index 30439e7951..0325c4b93b 100644
--- a/lib/librte_eal/x86/rte_cpuflags.c
+++ b/lib/librte_eal/x86/rte_cpuflags.c
@@ -110,6 +110,8 @@ const struct feature_entry rte_cpu_feature_table[] = {
 	FEAT_DEF(AVX512F, 0x00000007, 0, RTE_REG_EBX, 16)
 	FEAT_DEF(RDSEED, 0x00000007, 0, RTE_REG_EBX, 18)
 
+	FEAT_DEF(WAITPKG, 0x00000007, 0, RTE_REG_ECX, 5)
+
 	FEAT_DEF(LAHF_SAHF, 0x80000001, 0, RTE_REG_ECX,  0)
 	FEAT_DEF(LZCNT, 0x80000001, 0, RTE_REG_ECX,  4)
 
-- 
2.17.1