* [dpdk-dev] Minimum Supported x86 microarchitecture
@ 2015-04-15 15:09 Kavanagh, Mark B
2015-04-15 16:05 ` Bruce Richardson
0 siblings, 1 reply; 3+ messages in thread
From: Kavanagh, Mark B @ 2015-04-15 15:09 UTC (permalink / raw)
To: dev
Hi,
The recent reimplementation of rte_memcpy in DPDK v2.0.0 seems to have a placed an implicit floor on the microarchitecture/Instruction set supported by DPDK.
For example, I can't compile head of OVS against DPDK 2.0 with gcc without passing the 'msse3' flag; this points to an implicit minimum supported CPU of 'core2'. More discussion on same is available here: http://openvswitch.org/pipermail/dev/2015-April/053523.html
Can anyone confirm or deny this, and is/should it be documented?
Thanks in advance,
Mark
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [dpdk-dev] Minimum Supported x86 microarchitecture
2015-04-15 15:09 [dpdk-dev] Minimum Supported x86 microarchitecture Kavanagh, Mark B
@ 2015-04-15 16:05 ` Bruce Richardson
2015-04-15 16:09 ` Kavanagh, Mark B
0 siblings, 1 reply; 3+ messages in thread
From: Bruce Richardson @ 2015-04-15 16:05 UTC (permalink / raw)
To: Kavanagh, Mark B; +Cc: dev
On Wed, Apr 15, 2015 at 03:09:39PM +0000, Kavanagh, Mark B wrote:
> Hi,
>
> The recent reimplementation of rte_memcpy in DPDK v2.0.0 seems to have a placed an implicit floor on the microarchitecture/Instruction set supported by DPDK.
>
> For example, I can't compile head of OVS against DPDK 2.0 with gcc without passing the 'msse3' flag; this points to an implicit minimum supported CPU of 'core2'. More discussion on same is available here: http://openvswitch.org/pipermail/dev/2015-April/053523.html
>
> Can anyone confirm or deny this, and is/should it be documented?
>
> Thanks in advance,
> Mark
SSE3 is the minimum necessary. However, I believe all x86_64 cpus have at least
SSE3 support, so this should only be a problem with 32-bit builds. Is this the
case for you?
/Bruce
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [dpdk-dev] Minimum Supported x86 microarchitecture
2015-04-15 16:05 ` Bruce Richardson
@ 2015-04-15 16:09 ` Kavanagh, Mark B
0 siblings, 0 replies; 3+ messages in thread
From: Kavanagh, Mark B @ 2015-04-15 16:09 UTC (permalink / raw)
To: Richardson, Bruce; +Cc: dev
>-----Original Message-----
>From: Richardson, Bruce
>Sent: Wednesday, April 15, 2015 5:05 PM
>To: Kavanagh, Mark B
>Cc: dev@dpdk.org
>Subject: Re: [dpdk-dev] Minimum Supported x86 microarchitecture
>
>On Wed, Apr 15, 2015 at 03:09:39PM +0000, Kavanagh, Mark B wrote:
>> Hi,
>>
>> The recent reimplementation of rte_memcpy in DPDK v2.0.0 seems to have a placed an
>implicit floor on the microarchitecture/Instruction set supported by DPDK.
>>
>> For example, I can't compile head of OVS against DPDK 2.0 with gcc without passing the
>'msse3' flag; this points to an implicit minimum supported CPU of 'core2'. More
>discussion on same is available here: http://openvswitch.org/pipermail/dev/2015-
>April/053523.html
>>
>> Can anyone confirm or deny this, and is/should it be documented?
>>
>> Thanks in advance,
>> Mark
>
>SSE3 is the minimum necessary. However, I believe all x86_64 cpus have at least
>SSE3 support, so this should only be a problem with 32-bit builds. Is this the
>case for you?
>
>/Bruce
Hey Bruce,
No, I'm compiling on an IVB system.
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-04-15 16:09 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-04-15 15:09 [dpdk-dev] Minimum Supported x86 microarchitecture Kavanagh, Mark B
2015-04-15 16:05 ` Bruce Richardson
2015-04-15 16:09 ` Kavanagh, Mark B
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).