From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from NAM01-BN3-obe.outbound.protection.outlook.com (mail-bn3nam01on0046.outbound.protection.outlook.com [104.47.33.46]) by dpdk.org (Postfix) with ESMTP id 9954C7D19 for ; Mon, 8 Jan 2018 09:13:28 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=M/ha9hV2vBixSwnojQV2kbmuWcUrsbrRbaTno0j1Mio=; b=eCVK1+AoiUGBevLJqhR5nRf75lzduHzkiHCFeduWAYqlq1yYgSBRFE2XwKOa4lLw7xd0uqtVUGC+ps2+eOPOqhuXm5NIMThAHhJelqv9y0Ex1Z92tl+3wuWwhTvyW9DVCQwMMZozpHFdfWiIg0NWtCNE4vrSg3h6xHQZoGZH+U8= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Jerin.JacobKollanukkaran@cavium.com; Received: from jerin (171.61.92.144) by SN2PR07MB2526.namprd07.prod.outlook.com (2603:10b6:804:6::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.386.5; Mon, 8 Jan 2018 08:13:24 +0000 Date: Mon, 8 Jan 2018 13:43:07 +0530 From: Jerin Jacob To: Pavan Nikhilesh Cc: bruce.richardson@intel.com, bluca@debian.org, harry.van.haaren@intel.com, dev@dpdk.org, herbert.guan@arm.com Message-ID: <20180108081305.GA14975@jerin> References: <20171230163754.20356-1-pbhagavatula@caviumnetworks.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20171230163754.20356-1-pbhagavatula@caviumnetworks.com> User-Agent: Mutt/1.9.2 (2017-12-15) X-Originating-IP: [171.61.92.144] X-ClientProxiedBy: MA1PR0101CA0005.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a00:21::15) To SN2PR07MB2526.namprd07.prod.outlook.com (2603:10b6:804:6::26) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ebf1bf84-05f6-425b-8f13-08d5566fb1d9 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(4534020)(4602075)(4627115)(201703031133081)(201702281549075)(5600026)(4604075)(2017052603307)(7153060)(7193020); SRVR:SN2PR07MB2526; X-Microsoft-Exchange-Diagnostics: 1; SN2PR07MB2526; 3:ZQtB7lc8s4U6eoXq1r4BAfU+tnG5rbLAvPIkP7+wXB07dokL7kZzdy7xKqJL82dJgsh0W3dqNmA6FgqdyoUzlQcUyVS1vHFxoAR/GRqxI4AHsCujiRpMg8TXRDtZwOpAVABdWmwcZa7/paRwYYiTujAvnZ6noBuJyCV0PyNWRgyt6yDcbp+bi5bt16ow2CaHGjojReMhOOg8xiI1QMgnzIiIetrkpv43oVHh58ObbMAikzJZEXD0eiVmNFUj6nfx; 25:AeY8AoxYsA6m/GUYvBCYSfnucUVbay0QN4RU69A0OLIdUK/oCu3KqFaiObipG8M19BvmOdWXvLRrkaKjUdyDTcwiWu9KhssqjDe8KwocMxGDZjTicZJl9JnVQEJwObusZEs7A2QP8deq5NtDZ/rfM0OOzW0eJkpKqgcAMnNpYzcSTHvWbo/6sF9pHRrRMvibFIGX9YCFBE/8TtV8b8bN5k09yRkfpcCFqJz5urFhTBsNpbJ3aQVg2Txbvjfh8L8gMhVf4i9NgNLu4jOW9YYXp/eteCHeFwWes4ALhEV4qNWWVtyTPPVnZaAsVBYeQfM6D7HfD6BvWQfOcnfoJtDSfA==; 31:CMAsp3wCiXKO8FbDhzhUm+ynzczHxbjGgmh4CPZIaYh7P+MSmMstBoYGKJ0CSciQRxejYvXkYD9spbKg1QgeJOVv5lJQJq77Eumm3073CziSk6TlA1HqOalOH4rxZ58ujqLKxfYZHPFwHJa59nSzgcEfO+2FR3FYj/PwqUwkcFzRYCLDxIBSh46DCiZWTyQcaxhnWOp0kI2nM6op1x4oPzWgIBL6Lbllvv8TVV/DU9M= X-MS-TrafficTypeDiagnostic: SN2PR07MB2526: X-Microsoft-Exchange-Diagnostics: 1; SN2PR07MB2526; 20:9hIOvnq5AF/Cvhq7joSeKQl5SWkes5q/p9SVAyfWpXu+jw3GaKKD6fv8LwShPAndTdzZo39PYEx85Ya/6h7eZ/YQNgMTZxEtgYyHuy3JnBrGHXQ+DmNcGyq92orwWl3L1wz71hKJM8UzGLcgdcX6+rbn3+CsFsFmf+y3MEYvtpE6LnjGa/+RrryNvSnKIRno4qLeS9YOWo9y5Q2KMe9KqRoGGH+XphaK8PlFP0kTl2w6hPBS0MoEqrf3gYmWx+6yLx5t5aG5RCw+W0rNzUHKkuJL/yKXqlKOYzeDTYs2UpPsY6Yom0r6jdrFE8Y1Jsx8Fj40xAMWjvMnsIF39C18cZOy8gO+84BQUX4pnWO5Xk0a83YVyeNB/ekOZ2977MD5foM5nlodq1vleht/j0c5rDM5cf+pP4Ckm0F9N5+oWtVl1DkCue66efxXdfG3bCRb0PSOO0jRLS9OhiJigYfNC2n5oi0fddHzIFKKwf29c6ExLBu3JjuE/p5gEtqBRmKEFshtKBGFZ3Y+AsWq86ASJWMuAsIkT4y+HZPLkpL3u5AVfMQz5aD5EjLtZ2cIuvd46ky0wQd3x7r33NRAQhZeJ96bPcmDPz/4vvoNSEtCW80= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(180628864354917)(258649278758335)(228905959029699); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6040470)(2401047)(8121501046)(5005006)(3231023)(944501075)(3002001)(10201501046)(93006095)(6041268)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(20161123558120)(20161123562045)(20161123564045)(6072148)(201708071742011); SRVR:SN2PR07MB2526; BCL:0; PCL:0; RULEID:(100000803101)(100110400095); SRVR:SN2PR07MB2526; X-Microsoft-Exchange-Diagnostics: 1; SN2PR07MB2526; 4:YnFRSsWLXr2IW1WS1oTk5OtRJO+YWa1MH9QuH2H7KYlOXGIEzYpPPfIk1ALTPV23x8VvqQSUaqFrfeX6s53l5j1bXUX1Z/T3Drt+RuzgZi+0iG7BFl1Om3F5MHtB4HXxQWgVBzFOuaqc4CrKFnoJUpNmE3Lg3YGZg2WhU0tZ00aNF6GtzDjJcR+pyaXsoRx9l3knVxJPqNkOnAviIpjwmjIY0r3o1i0bCaydKQE5znL0ZcIFun/fpHzDs5EBcVlfICk3u090FzPowGSWk5+AqfdIO+aLpejkdCzF7rIbBq//q1K6apzU6EW1GD1o2Vnl6ajI/oA4/uMiNAxBuisiqbxaZGgmbyYqNl5u8h6cdCc4ssKO49vdCw0ORsWvJ5Qr X-Forefront-PRVS: 054642504A X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(396003)(39850400004)(366004)(346002)(39380400002)(376002)(199004)(189003)(13464003)(50944005)(81166006)(81156014)(316002)(16526018)(386003)(16586007)(58126008)(53936002)(66066001)(6306002)(83506002)(47776003)(55016002)(59450400001)(478600001)(33716001)(52116002)(33896004)(7736002)(33656002)(6496006)(76176011)(305945005)(25786009)(97736004)(6666003)(6636002)(2950100002)(8936002)(42882006)(72206003)(106356001)(2906002)(966005)(1076002)(9686003)(4326008)(8676002)(50466002)(114624004)(5660300001)(6862004)(229853002)(6246003)(53376002)(3846002)(23726003)(105586002)(68736007)(6116002)(18370500001); DIR:OUT; SFP:1101; SCL:1; SRVR:SN2PR07MB2526; H:jerin; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; LANG:en; Received-SPF: None (protection.outlook.com: cavium.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; SN2PR07MB2526; 23:hhd280kUDgHckCoieoLV9WRAd1ocoduqjCeXGMMeG?= =?us-ascii?Q?NLcQTVWKnc8l7jNOPgbQRgEq8iNQCtQzc+WstTMBCx1Ax4IK/drbm87EiNcK?= =?us-ascii?Q?zZVyLnXUuKTQNB+APbWamGepl6YHjmP8hfdw6lcppaUGrlmjwRB23dtKwGg/?= =?us-ascii?Q?ubeKJxWzrofngbkGQfWVS1jxTqXVCZUNiUw1RjV3ly0Dd/EdGWIRnlF6yq2t?= =?us-ascii?Q?w/OlrCleRuJoqyWfqRkzy4V9vkHjFkBqvK+yl3yv6rPtVWc8aVcKFV5rpLx+?= =?us-ascii?Q?O7Jk5Y25Sb7+3Q0+hQuOv4QU/QPF9q8G58TcREnaSDm8KGVnGseQsB0vhhHM?= =?us-ascii?Q?pYwYyYh4vJTZ2/Sv2NdMcEivv8UqS9DflKR18ONwKNA4dtYt5UUU57LTbqbr?= =?us-ascii?Q?1D/1WaAo4WJCjqFO58U/oPOcV/E9kMj9M1WTiiiYJ5D2D5GRqDJ1AtGznyDe?= =?us-ascii?Q?A1Ekdrdr00Vt5+RYpcbPrQI66oLIBy1MP0exrYxTqyd9lU+ZosW1xRiqnUwC?= =?us-ascii?Q?LcSm71FFalU0ty+CiWdUug3vcyA6e1vMA4MgVUITlUPqQOYUbiQpLzF1fB7o?= =?us-ascii?Q?5UBeZyw9sm7uqBEX58YSFg0LVuHu7LNNo93Ov5WpkMf/hFov4RMFgzlP/nZH?= =?us-ascii?Q?1h3u54dOrkB5y0sivwhvtmPNfVAwzVBPHrk7V5bgDlJRRYIjB82aiHD2M/q0?= =?us-ascii?Q?9p5PJYxYOKFxZETnDtbDtK87QR9ZgFdpI2Kr3Y4IM18Jb5FrDducHoRdu0Oh?= =?us-ascii?Q?0DeB2kao2JTHEkzRnh/EnVe4lbosn1rmrgIixmh9LTfOeIVE7UDjvTuK6xi3?= =?us-ascii?Q?I885e9MXTGth3LM6ApFo8pbey2pbX26Iqotlx7QVVV6YALj4WJbAtAuRzqvx?= =?us-ascii?Q?Y3NGm3ASGJQ9T9noSI0/mi/BpvcIx4ftwHCmgnMJVotiuaoQqkePsEaKiU1G?= =?us-ascii?Q?PWJkYx7XKhjMByt/FnAXsVbwKQngPtwnaM4ygUbh8UEkV5YF+MpQd39hSR4L?= =?us-ascii?Q?3xs40fcO0r2NpMWEV8hzsE9kc3tCZkdmfubxh+sj87YV+th5y+0Mu//ID4/4?= =?us-ascii?Q?lGqpXg2krlx3ZC/4ZW8cZKE+4ZpOmi+D5HjFncJdMIUYbSmD7Ud7+PeiQ/Hz?= =?us-ascii?Q?nud53BiJgubRK6EFp3vEFRHU2UbHYQ1ajK/WjcxJ5303I29ShBLKzFb59f04?= =?us-ascii?Q?0kHFGgP0uiqlh+2u0e9fLOKk1NGSKErUicnQzpYxGlLbkSDOf7ZNwS1GXLgQ?= =?us-ascii?Q?k6IoPKr4JGEtuzIjvEfTt77LMhcShokQ+EHcHwM2URHoWv107S4ItkTGfL9o?= =?us-ascii?Q?uXiyae9MXE47Mci225WSQmoMXkgiCpiM8MrOaiUDcCNmk0Z1+MHxc9Y+ding?= =?us-ascii?Q?6FN2CZJJmnNvE0lVKpucNojAsA=3D?= X-Microsoft-Exchange-Diagnostics: 1; SN2PR07MB2526; 6:q6G88is6ucc42a5SBqV1+VSoxT1l2a0mV3Mm7SGXa/FJgTVby7h1WhVJqRBbc9SGvio43u8HDDYdn3/VKj6CEtzYNewFIZ8vG5Wgm07z7eJzxa3LInQZn+XisVFbu3OE706ypP+1vU7j65+xM8YT9ZOma7w+VqLxmKsPeiqYGhPppZM/R3I4SX18Sy8+jWLKq+tlvVzJ3EgKQECaPqxB4ZtR3vHqBubZDMCtfpvNV49MOtxrYqgfPcLERAfpmtVgT93BVclfJ9G4x40C5hkcBu8UKZUQzU/6SvQILQeiXb1+nFOGZhgxluUqV7TPUbvZJK5m14dVbdeBLW8fjrWeHqVgejd7vrUp4oBLt4PUmGc=; 5:YDJwT5LXowlgKk0ZLgE73oFhzU7AZrkJZS7nIum5A7FdvklQHNtBSsm1bT6jfU/GTYim+J0/vUDNugMgkyqukClWMAA+9Zn6wGn4/Azz7GqNX49wciMX+iiWHSn+QoOBtT5qO9snWSgqXrKdqA1kvFWZSO0rq1XLzmCHuintVAg=; 24:0fa5WV6sEscL39DtcrSbPTQ7XLimcThxEEmga24Ks2dQ5W8aTMMp2d1GD8IfVkbFPfh6fBUJK7jvb8Ul3XdGxaJJFPRc6dY7qZya31aYZ/M=; 7:NafaLO2vRrkJVcp/K0vUQqPLkEmnZ8Aog+oN2Y2LsUUXOpOb+gnzvJHb779U/mMsleqI1mPc0QJlw3LmALVftFm7ydqvcBkNrLbD0SaNFFKA1M2Vg5qP5n/9FPdhpGdn0ctu+bNi28Zu6CRCb7jD2QKJzSO/AUKgfvtYUIrdfrSCFtttBWAIm6A9URhURrWzHLTCNZy3KfwJ3DmbFM4saNrPewWonb7JoKcgMTCwbRv2zkUYHLVB+UazRoWfsoF4 SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: caviumnetworks.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2018 08:13:24.4070 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ebf1bf84-05f6-425b-8f13-08d5566fb1d9 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194 X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN2PR07MB2526 Subject: Re: [dpdk-dev] [PATCH] build: add support for detecting march on ARM X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 08 Jan 2018 08:13:29 -0000 -----Original Message----- > Date: Sat, 30 Dec 2017 22:07:54 +0530 > From: Pavan Nikhilesh > To: bruce.richardson@intel.com, bluca@debian.org, > harry.van.haaren@intel.com, jerin.jacob@caviumnetworks.com > Cc: dev@dpdk.org, Pavan Nikhilesh > Subject: [dpdk-dev] [PATCH] build: add support for detecting march on ARM > X-Mailer: git-send-email 2.14.1 > > Added support for detecting march and mcpu by reading midr_el1 register. > The implementer, primary part number values read can be used to figure > out the underlying arm cpu. > > Signed-off-by: Pavan Nikhilesh > --- > > The current method used for reading MIDR_EL1 form userspace might not be > reliable and can be easily modified by updating config/arm/machine.py. > > More info on midr_el1 can be found at > http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0500g/BABFEABI.html > > This patch depends on http://dpdk.org/dev/patchwork/patch/32410/ > > config/arm/machine.py | 18 ++++++++++++++++++ > config/arm/meson.build | 20 ++++++++++++++++++++ > config/meson.build | 3 ++- > drivers/meson.build | 2 +- > examples/meson.build | 2 +- > lib/meson.build | 2 +- > meson.build | 2 +- > 7 files changed, 44 insertions(+), 5 deletions(-) > create mode 100755 config/arm/machine.py > > diff --git a/config/arm/machine.py b/config/arm/machine.py > new file mode 100755 > index 000000000..3c6e7b6a7 > --- /dev/null > +++ b/config/arm/machine.py > @@ -0,0 +1,18 @@ > +#!/usr/bin/python > +import pprint > +pp = pprint > + > +ident = [] > +fname = '/sys/devices/system/cpu/cpu0/regs/identification/midr_el1' > +with open(fname) as f: > + content = f.read() > + > +midr_el1 = (int(content.rstrip('\n'), 16)) > + > +ident.append(hex((midr_el1 >> 24) & 0xFF)) # Implementer > +ident.append(hex((midr_el1 >> 20) & 0xF)) # Variant > +ident.append(hex((midr_el1 >> 16) & 0XF)) # Architecture > +ident.append(hex((midr_el1 >> 4) & 0xFFF)) # Primary Part number > +ident.append(hex(midr_el1 & 0xF)) # Revision > + > +print(' '.join(ident)) > diff --git a/config/arm/meson.build b/config/arm/meson.build > index 250958415..f6ae69c21 100644 > --- a/config/arm/meson.build > +++ b/config/arm/meson.build > @@ -41,3 +41,23 @@ else > endif > dpdk_conf.set('RTE_CACHE_LINE_SIZE', 128) > dpdk_conf.set('RTE_FORCE_INTRINSICS', 1) > + > +detect_vendor = find_program(join_paths(meson.current_source_dir(), > + 'machine.py')) > +cmd = run_command(detect_vendor.path()) > +if cmd.returncode() != 0 > + message('Unable to read midr_el1') Instead of this "unable to read midr_el1", We could fallback to "message('Implementer : Generic arm64')" message Some thoughts, 1) From the Linux documentation[1] this sysfs entries are available from the kernels > June 2016 [1] What: /sys/devices/system/cpu/cpuX/regs/ /sys/devices/system/cpu/cpuX/regs/identification/ /sys/devices/system/cpu/cpuX/regs/identification/midr_el1 /sys/devices/system/cpu/cpuX/regs/identification/revidr_el1 Date: June 2016 Contact: Linux ARM Kernel Mailing list Description: AArch64 CPU registers 'identification' directory exposes the CPU ID registers or identifying model and revision of the CPU. 2) This scheme is not available in Freebsd. 3) I guess, we anyway need a meta file to store this information for cross compilation case. If so, 1) Can we introduce something similar to T= for cross compilation case and use the same scheme to override for native compilation flags if required. 2) If above scheme is not chosen and a) if /sys/devices/system/cpu/cpuX/regs/identification/midr_el1 avilable then derive machine_arg based on that b) if /sys/devices/system/cpu/cpuX/regs/identification/midr_el1 not available then fallback to generic arm64 compilation. Thoughts? > +else > + cmd_output = cmd.stdout().strip().split(' ') > + message('midr_el1 output: \n' + 'Implementor ' + cmd_output[0] + > + ' Variant ' + cmd_output[1] + ' Architecture ' + > + cmd_output[2] + ' Primary Part number ' + cmd_output[3] > + + ' Revision ' + cmd_output[4]) > + if cmd_output[0] == '0x43' > + message('Implementor : Cavium') > + dpdk_conf.set('RTE_MACHINE', 'thunderx') > + machine_arg = [] > + machine_arg += '-march=' + 'armv8-a+crc+crypto' > + machine_arg += '-mcpu=' + 'thunderx' 1) Instead of changing the code for each Vendors and the multiple variants, Can we put some framework to just define this information some where? 2) Please add the another mcpu variables for the Cavium produces like 81xx and 83xx etc > + endif > +endif > diff --git a/config/meson.build b/config/meson.build > index 86e978fb1..fe8104676 100644 > --- a/config/meson.build > +++ b/config/meson.build > @@ -8,7 +8,8 @@ else > machine = get_option('machine') > endif > dpdk_conf.set('RTE_MACHINE', machine) > -machine_arg = '-march=' + machine > +machine_arg = [] > +machine_arg += '-march=' + machine > > # use pthreads > add_project_link_arguments('-pthread', language: 'c') > diff --git a/drivers/meson.build b/drivers/meson.build > index 9b5039847..f5009aa2e 100644 > --- a/drivers/meson.build > +++ b/drivers/meson.build > @@ -22,7 +22,7 @@ foreach class:driver_classes > version = 1 > sources = [] > objs = [] > - cflags = [machine_arg] > + cflags = machine_arg > includes = [include_directories(drv_path)] > # set up internal deps. Drivers can append/override as necessary > deps = std_deps > diff --git a/examples/meson.build b/examples/meson.build > index 0abed7169..88df650cf 100644 > --- a/examples/meson.build > +++ b/examples/meson.build > @@ -9,7 +9,7 @@ endif > foreach example: get_option('examples').split(',') > name = example > sources = [] > - cflags = [machine_arg] > + cflags = machine_arg > ext_deps = [] > includes = [include_directories(example)] > deps = ['eal', 'mempool', 'net', 'mbuf', 'ethdev', 'cmdline'] > diff --git a/lib/meson.build b/lib/meson.build > index 0c94d74b9..3c98efa70 100644 > --- a/lib/meson.build > +++ b/lib/meson.build > @@ -31,7 +31,7 @@ foreach l:libraries > sources = [] > headers = [] > includes = [] > - cflags = [machine_arg] > + cflags = machine_arg > objs = [] # other object files to link against, used e.g. for > # instruction-set optimized versions of code > > diff --git a/meson.build b/meson.build > index 3dce8579e..493bcc313 100644 > --- a/meson.build > +++ b/meson.build > @@ -66,5 +66,5 @@ pkg.generate(name: meson.project_name(), > ['-Wl,-Bdynamic'] + dpdk_extra_ldflags, > description: 'The Data Plane Development Kit (DPDK)', > subdirs: [get_option('include_subdir_arch'), '.'], > - extra_cflags: ['-include "rte_config.h"', machine_arg] > + extra_cflags: ['-include "rte_config.h"'] + machine_arg > ) > -- > 2.15.1 >