From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from dpdk.org (dpdk.org [92.243.14.124])
by inbox.dpdk.org (Postfix) with ESMTP id 766C0A04B5;
Fri, 2 Oct 2020 16:45:10 +0200 (CEST)
Received: from [92.243.14.124] (localhost [127.0.0.1])
by dpdk.org (Postfix) with ESMTP id CC8881D655;
Fri, 2 Oct 2020 16:45:08 +0200 (CEST)
Received: from mga05.intel.com (mga05.intel.com [192.55.52.43])
by dpdk.org (Postfix) with ESMTP id 8D9211D560
for <dev@dpdk.org>; Fri, 2 Oct 2020 16:45:06 +0200 (CEST)
IronPort-SDR: a3Qca0UL5gygYNnHo2gtImkRtTRqgVa0bea/owzTBvmdMFqB/Oi2V0DZbRCRLe/KxLH3u07MkM
sqlua43pYRRw==
X-IronPort-AV: E=McAfee;i="6000,8403,9762"; a="247744015"
X-IronPort-AV: E=Sophos;i="5.77,327,1596524400"; d="scan'208";a="247744015"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from orsmga004.jf.intel.com ([10.7.209.38])
by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
02 Oct 2020 07:44:59 -0700
IronPort-SDR: Bn8FbiXq6Oq45Y7gxIOSlGFYfv0bDQP3Z1FIfZdnR2csLYw3kEVag5lHrsO8X8bRJ5Tv7lWGlm
TTLsate78KlA==
X-IronPort-AV: E=Sophos;i="5.77,328,1596524400"; d="scan'208";a="458643233"
Received: from bricha3-mobl.ger.corp.intel.com ([10.213.30.87])
by orsmga004-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-SHA;
02 Oct 2020 07:44:55 -0700
Date: Fri, 2 Oct 2020 15:44:51 +0100
From: Bruce Richardson <bruce.richardson@intel.com>
To: Liang Ma <liang.j.ma@intel.com>
Cc: dev@dpdk.org, david.hunt@intel.com, stephen@networkplumber.org,
konstantin.ananyev@intel.com, Anatoly Burakov <anatoly.burakov@intel.com>
Message-ID: <20201002144451.GB1325@bricha3-MOBL.ger.corp.intel.com>
References: <1599214740-3927-1-git-send-email-liang.j.ma@intel.com>
<1601647919-25312-1-git-send-email-liang.j.ma@intel.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1601647919-25312-1-git-send-email-liang.j.ma@intel.com>
Subject: Re: [dpdk-dev] [PATCH v4 01/10] eal: add new x86 cpuid support for
WAITPKG
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
On Fri, Oct 02, 2020 at 03:11:50PM +0100, Liang Ma wrote:
> Add new x86 cpuid support for WAITPKG.
> This flag indicate processor support umwait/umonitor/tpause
> instruction.
>
> Signed-off-by: Liang Ma <liang.j.ma@intel.com>
> Signed-off-by: Anatoly Burakov <anatoly.burakov@intel.com>
> ---
> lib/librte_eal/x86/include/rte_cpuflags.h | 2 ++
> lib/librte_eal/x86/rte_cpuflags.c | 2 ++
> 2 files changed, 4 insertions(+)
>
> diff --git a/lib/librte_eal/x86/include/rte_cpuflags.h b/lib/librte_eal/x86/include/rte_cpuflags.h
> index c1d20364d1..5041a830a7 100644
> --- a/lib/librte_eal/x86/include/rte_cpuflags.h
> +++ b/lib/librte_eal/x86/include/rte_cpuflags.h
> @@ -132,6 +132,8 @@ enum rte_cpu_flag_t {
> RTE_CPUFLAG_MOVDIR64B, /**< Direct Store Instructions 64B */
> RTE_CPUFLAG_AVX512VP2INTERSECT, /**< AVX512 Two Register Intersection */
>
> + /**< UMWAIT/TPAUSE Instructions */
> + RTE_CPUFLAG_WAITPKG, /**< UMINITOR/UMWAIT/TPAUSE */
Typo: UMINITOR
> /* The last item */
> RTE_CPUFLAG_NUMFLAGS, /**< This should always be the last! */
> };
> diff --git a/lib/librte_eal/x86/rte_cpuflags.c b/lib/librte_eal/x86/rte_cpuflags.c
> index 30439e7951..0325c4b93b 100644
> --- a/lib/librte_eal/x86/rte_cpuflags.c
> +++ b/lib/librte_eal/x86/rte_cpuflags.c
> @@ -110,6 +110,8 @@ const struct feature_entry rte_cpu_feature_table[] = {
> FEAT_DEF(AVX512F, 0x00000007, 0, RTE_REG_EBX, 16)
> FEAT_DEF(RDSEED, 0x00000007, 0, RTE_REG_EBX, 18)
>
> + FEAT_DEF(WAITPKG, 0x00000007, 0, RTE_REG_ECX, 5)
> +
> FEAT_DEF(LAHF_SAHF, 0x80000001, 0, RTE_REG_ECX, 0)
> FEAT_DEF(LZCNT, 0x80000001, 0, RTE_REG_ECX, 4)
>
> --
> 2.17.1
>