DPDK patches and discussions
 help / color / mirror / Atom feed
From: Rasesh Mody <rmody@marvell.com>
To: <jerinj@marvell.com>, <ferruh.yigit@intel.com>
Cc: Rasesh Mody <rmody@marvell.com>, <dev@dpdk.org>,
	<GR-Everest-DPDK-Dev@marvell.com>,
	Igor Russkikh <irusskikh@marvell.com>
Subject: [dpdk-dev] [PATCH 6/7] net/qede: add support for new HW
Date: Fri, 19 Feb 2021 02:14:21 -0800	[thread overview]
Message-ID: <20210219101422.19121-7-rmody@marvell.com> (raw)
In-Reply-To: <20210219101422.19121-1-rmody@marvell.com>

This patch adds PMD support for new hardware (adding new PCI IDs)
50xxx family of Marvell fastlinq adapters. The PMD version is
updated to 3.0.0.1.

Signed-off-by: Rasesh Mody <rmody@marvell.com>
Signed-off-by: Igor Russkikh <irusskikh@marvell.com>
---
 drivers/net/qede/qede_debug.c  |  3 +--
 drivers/net/qede/qede_ethdev.c |  8 +++++++-
 drivers/net/qede/qede_ethdev.h | 11 +++++++----
 3 files changed, 15 insertions(+), 7 deletions(-)

diff --git a/drivers/net/qede/qede_debug.c b/drivers/net/qede/qede_debug.c
index 085d0532b..ca2879432 100644
--- a/drivers/net/qede/qede_debug.c
+++ b/drivers/net/qede/qede_debug.c
@@ -8099,8 +8099,7 @@ void qed_dbg_pf_init(struct ecore_dev *edev)
 	/* Debug values are after init values.
 	 * The offset is the first dword of the file.
 	 */
-	/* TBD: change hardcoded value to offset from FW file */
-	dbg_values = (const u8 *)edev->firmware + 1337296;
+	dbg_values = (const u8 *)edev->firmware + sizeof(u32);
 
 	for_each_hwfn(edev, i) {
 		qed_dbg_set_bin_ptr(&edev->hwfns[i], dbg_values);
diff --git a/drivers/net/qede/qede_ethdev.c b/drivers/net/qede/qede_ethdev.c
index 668821dcb..8b151e907 100644
--- a/drivers/net/qede/qede_ethdev.c
+++ b/drivers/net/qede/qede_ethdev.c
@@ -374,7 +374,7 @@ static void qede_print_adapter_info(struct rte_eth_dev *dev)
 	DP_INFO(edev, "**************************************************\n");
 	DP_INFO(edev, " %-20s: %s\n", "DPDK version", rte_version());
 	DP_INFO(edev, " %-20s: %s %c%d\n", "Chip details",
-		  ECORE_IS_BB(edev) ? "BB" : "AH",
+		  ECORE_IS_E5(edev) ? "AHP" : ECORE_IS_BB(edev) ? "BB" : "AH",
 		  'A' + edev->chip_rev,
 		  (int)edev->chip_metal);
 	snprintf(ver_str, QEDE_PMD_DRV_VER_STR_SIZE, "%s",
@@ -2811,6 +2811,9 @@ static const struct rte_pci_id pci_id_qedevf_map[] = {
 	{
 		QEDEVF_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_IOV)
 	},
+	{
+		QEDEVF_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_E5_IOV)
+	},
 	{.vendor_id = 0,}
 };
 
@@ -2846,6 +2849,9 @@ static const struct rte_pci_id pci_id_qede_map[] = {
 	{
 		QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_25G)
 	},
+	{
+		QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_E5)
+	},
 	{.vendor_id = 0,}
 };
 
diff --git a/drivers/net/qede/qede_ethdev.h b/drivers/net/qede/qede_ethdev.h
index da4b87f5e..d065069a9 100644
--- a/drivers/net/qede/qede_ethdev.h
+++ b/drivers/net/qede/qede_ethdev.h
@@ -45,9 +45,9 @@
 /* Driver versions */
 #define QEDE_PMD_DRV_VER_STR_SIZE NAME_SIZE /* 128 */
 #define QEDE_PMD_VER_PREFIX		"QEDE PMD"
-#define QEDE_PMD_VERSION_MAJOR		2
-#define QEDE_PMD_VERSION_MINOR	        11
-#define QEDE_PMD_VERSION_REVISION       3
+#define QEDE_PMD_VERSION_MAJOR		3
+#define QEDE_PMD_VERSION_MINOR	        0
+#define QEDE_PMD_VERSION_REVISION       0
 #define QEDE_PMD_VERSION_PATCH	        1
 
 #define QEDE_PMD_DRV_VERSION qede_stringify(QEDE_PMD_VERSION_MAJOR) "."     \
@@ -109,6 +109,8 @@
 #define CHIP_NUM_AH_40G			       0x8072
 #define CHIP_NUM_AH_25G			       0x8073
 #define CHIP_NUM_AH_IOV			       0x8090
+#define CHIP_NUM_E5			       0x8170
+#define CHIP_NUM_E5_IOV			       0x8190
 
 #define PCI_DEVICE_ID_QLOGIC_NX2_57980E        CHIP_NUM_57980E
 #define PCI_DEVICE_ID_QLOGIC_NX2_57980S        CHIP_NUM_57980S
@@ -123,7 +125,8 @@
 #define PCI_DEVICE_ID_QLOGIC_AH_40G            CHIP_NUM_AH_40G
 #define PCI_DEVICE_ID_QLOGIC_AH_25G            CHIP_NUM_AH_25G
 #define PCI_DEVICE_ID_QLOGIC_AH_IOV            CHIP_NUM_AH_IOV
-
+#define PCI_DEVICE_ID_QLOGIC_E5                CHIP_NUM_E5
+#define PCI_DEVICE_ID_QLOGIC_E5_IOV            CHIP_NUM_E5_IOV
 
 
 extern char qede_fw_file[];
-- 
2.18.0


  parent reply	other threads:[~2021-02-19 10:15 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-02-19 10:14 [dpdk-dev] [PATCH 0/7] " Rasesh Mody
2021-02-19 10:14 ` [dpdk-dev] [PATCH 2/7] net/qede/base: changes for HSI to support " Rasesh Mody
2021-02-19 10:14 ` [dpdk-dev] [PATCH 3/7] net/qede/base: add OS abstracted changes Rasesh Mody
2021-02-19 10:14 ` [dpdk-dev] [PATCH 4/7] net/qede/base: update base driver to 8.62.4.0 Rasesh Mody
2021-02-19 10:14 ` [dpdk-dev] [PATCH 5/7] net/qede: changes for DMA page chain allocation and free Rasesh Mody
2021-02-19 10:14 ` Rasesh Mody [this message]
2021-02-19 10:14 ` [dpdk-dev] [PATCH 7/7] net/qede/base: clean unnecessary ifdef and comments Rasesh Mody
2021-02-19 12:00 ` [dpdk-dev] [PATCH 0/7] net/qede: add support for new HW Rasesh Mody

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210219101422.19121-7-rmody@marvell.com \
    --to=rmody@marvell.com \
    --cc=GR-Everest-DPDK-Dev@marvell.com \
    --cc=dev@dpdk.org \
    --cc=ferruh.yigit@intel.com \
    --cc=irusskikh@marvell.com \
    --cc=jerinj@marvell.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).