From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A01F0A0547; Thu, 29 Apr 2021 17:44:35 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id E3F814131C; Thu, 29 Apr 2021 17:44:27 +0200 (CEST) Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2058.outbound.protection.outlook.com [40.107.243.58]) by mails.dpdk.org (Postfix) with ESMTP id 8EE264115F for ; Thu, 29 Apr 2021 17:44:22 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Lg6H3gVoJJ5BOUScvWgSc8M1DErpDZ5xd1KwxXTabso+S5j1HMDbghsLOxEIW/Hs0ME3O3IxzkYYyAMrbPnqg2YLKe2mc0erla94c3NvUm67sjy4DYVodOQr+mmjoMwSgdMSjr0yJNDVMkcGbFB153HqTz8gOhMUBemAtHzsnKvjULUgZ/b+xrycBffkfcw/ct5sLl0HzE+FMHmV3QncUlKQCEClpwkHwZrsSlOwx8BicZQ6aKmtfRfgI+wPdyGruKbbmJhS11doclStwVmDVm7Hdf2iWoJBj6RfES0488Jbcg56xAzWWJrjKD9r/ntYJ3GJE9wCNBPT3lYjnmFZQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ADxW5wqMZL908x9yQehOjoYXJwojfY1Bv4Q+oMlRJ8E=; b=C4aGctor3P06B8sqnYiyoRl/CS5UGXzirqwdINWzemh0Xi85QAmSc8VlIMHTL/IuOGVP6KfAnIjs8MYjxjj9gaWhjwoXyhyC2nGZfnOVa4LyXd2hJFIRoOPYIQA7yLzJHxn+YoUVcvBNpyTQKvbToiTK+aztA/nl+qmSJJbG9EV7bDxNNveUi7TjgCvNRfQqYVYN9dQDbYm5SKBbtMhByuEPOwjWjCvyQ+418ipS3ZA0SEGvE9ZxQKg7H+jeNeqFw1hwvQutKW2X3D2ytBVNAPDvDgiaDTgYUNUDZNjCQ7LNie5pfCLwnAzY+bnq7Cwio5kuMrW5ppPV1kKbbt2xNQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ADxW5wqMZL908x9yQehOjoYXJwojfY1Bv4Q+oMlRJ8E=; b=YOwNJuFWxgt3lWDy2Ys9bq+0CR4ciMQr4WClBiPhl00jHStw6BLt3VwvdIKtuqRG6lkUTwvSRVyEkQsrFwZfx8zMDksTPTAuDsNMppEJV+/pJ8mu/ZY1y+j3lLZlZHU7EuuFIvHHvgtOyPLvvxVgHKUYULHNnXr8phRShoJ+rYZ2ddSygpKIl+7Yp6wZ7E9pwgAEuG9uYmZMdhM6cxz/y8JuUFulQXPxsX/RH4Zgnx4+Y26fSlTCcZ+nK3gq3IoW/vDoSRa+bO+j9NDgq7dANyIR6OOqFGJ7rGGj8TN72Vk1sRf894tzeZyNqZZZOtRyaXqTskkFgyIncWs9gj9ZLg== Received: from DM5PR07CA0087.namprd07.prod.outlook.com (2603:10b6:4:ae::16) by BY5PR12MB4919.namprd12.prod.outlook.com (2603:10b6:a03:1d6::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.25; Thu, 29 Apr 2021 15:44:21 +0000 Received: from DM6NAM11FT015.eop-nam11.prod.protection.outlook.com (2603:10b6:4:ae:cafe::c) by DM5PR07CA0087.outlook.office365.com (2603:10b6:4:ae::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.25 via Frontend Transport; Thu, 29 Apr 2021 15:44:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed) header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT015.mail.protection.outlook.com (10.13.172.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.32 via Frontend Transport; Thu, 29 Apr 2021 15:44:21 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 29 Apr 2021 15:44:03 +0000 From: Matan Azrad To: CC: , , , "Dekel Peled" Date: Thu, 29 Apr 2021 18:43:21 +0300 Message-ID: <20210429154335.2820028-3-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210429154335.2820028-1-matan@nvidia.com> References: <20210408204849.9543-1-shirik@nvidia.com> <20210429154335.2820028-1-matan@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a7cc54ce-5555-441d-e6af-08d90b25a838 X-MS-TrafficTypeDiagnostic: BY5PR12MB4919: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3044; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 5z0PR4OqwoW6UmqnJWXjXQQ0amIyhZVqrXCTnON96fjzdRmzPtA6DTGbkt6q+FI7RFfcWNeI9fuPm/CvMvCJUlaZZMhF6eygIBdUO6kwuwCUnQoesveNdmdCMyEOyVnJXNP/zUtlD8BVRmQf5p3VeSxnE2SMKcTXcRLkW9jVdmEPqQKNO4X9hpu1SR/KM7xEbSMjlpEp825/SD+UUgzRRADdUBkdwVY9xDw0bU3WYOnnE71fxDa2xlmGv/GBWhjo6EF+NxgTBlQGMRxofcIDXm/jNvGZR8adBjX3x5Hq6ce5AjG3SNGLoAdCR+LFclCcVoxkuGPJMUhCc+9f73OaYlzSyQcjHI/4/Wf8g3rw0vGMozIaQHhycyqUnA6+nRiGfpGacz/xoSEQ7lRB3Pm6gD9kccdqMRDClp0cLOQoaHdPFm0PJBexpb3WZ5UDOqE7WlTaHiJs789DQaI3IQdgYS7mFcrALLTvP6rYDZLiaANnebfWGganxcT8csJhyWV4BNuWQieZ/MnyJuvC1b7/pvmnWu/QWTa0DMttuvOySWYxISrKPsd8n+5Qp4CzbzzgUVJCRjVmXc8YXVXhGrdIFh5E65nvBBvgJZ+nMGYEfUB3EKpyBHGN03XB0YRR8sEawn5fTXV7H24lMF67VewklED4509KwO+ALQ8mbvIdUUg= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(39860400002)(136003)(396003)(376002)(346002)(36840700001)(46966006)(2616005)(6666004)(83380400001)(36906005)(8936002)(54906003)(426003)(1076003)(7636003)(86362001)(2906002)(336012)(36756003)(82740400003)(47076005)(4326008)(36860700001)(26005)(478600001)(7696005)(107886003)(356005)(186003)(55016002)(8676002)(16526019)(316002)(70586007)(70206006)(82310400003)(6916009)(5660300002)(6286002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2021 15:44:21.2463 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a7cc54ce-5555-441d-e6af-08d90b25a838 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT015.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR12MB4919 Subject: [dpdk-dev] [PATCH v2 02/16] common/mlx5: update GENEVE TLV OPT obj name X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Dekel Peled Rename MLX5_OBJ_TYPE_GENEVE_TLV_OPT as MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT, to align with other general objects names. Signed-off-by: Dekel Peled Acked-by: Matan Azrad --- drivers/common/mlx5/mlx5_devx_cmds.c | 2 +- drivers/common/mlx5/mlx5_prm.h | 4 ++-- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 79fff6457c..831175efc5 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2265,7 +2265,7 @@ mlx5_devx_cmd_create_geneve_tlv_option(void *ctx, MLX5_SET(general_obj_in_cmd_hdr, hdr, opcode, MLX5_CMD_OP_CREATE_GENERAL_OBJECT); MLX5_SET(general_obj_in_cmd_hdr, hdr, obj_type, - MLX5_OBJ_TYPE_GENEVE_TLV_OPT); + MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT); MLX5_SET(geneve_tlv_option, opt, option_class, rte_be_to_cpu_16(class)); MLX5_SET(geneve_tlv_option, opt, option_type, type); diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index da1510ac1e..2e5e42f6e9 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1108,7 +1108,7 @@ enum { #define MLX5_GENERAL_OBJ_TYPES_CAP_FLOW_METER_ASO \ (1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO) #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \ - (1ULL << MLX5_OBJ_TYPE_GENEVE_TLV_OPT) + (1ULL << MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT) enum { MLX5_HCA_CAP_OPMOD_GET_MAX = 0, @@ -2402,7 +2402,7 @@ struct mlx5_ifc_create_cq_in_bits { }; enum { - MLX5_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b, + MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b, MLX5_GENERAL_OBJ_TYPE_VIRTQ = 0x000d, MLX5_GENERAL_OBJ_TYPE_VIRTIO_Q_COUNTERS = 0x001c, MLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022, -- 2.25.1