From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id BE317A0A02; Tue, 4 May 2021 19:55:29 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 355BB4014D; Tue, 4 May 2021 19:55:29 +0200 (CEST) Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2066.outbound.protection.outlook.com [40.107.243.66]) by mails.dpdk.org (Postfix) with ESMTP id F396B40147 for ; Tue, 4 May 2021 19:55:27 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FkPgYPBkUclmupS6zgbAhyyYj1tr5Ke5akYf2JAK1EFAWraQeFWLcHjfbAPNUu2gM7Qp5cqH2WhtGNpbh1hZyEYcyjITkj/kEmlWpGNarXVgtEHf+SEdzlUMnuT/LvOpZHxe5zpFNLJGVAz3KvnabUznqzMbRjgSKCs8ZLnqBfmxfOeRQ5LFmlcy9kQsoVv1Kkf/KBahLqGykWw8/HAy28szMjoY5+USq3i0kX39DQyJyc+/PDzfKxrDqx1t0799f3BqUz+uROILO4kr9Ft34QaILwyhXDctdJBwcUXipjoRoMt7Z/A0zMvz0pfGyXZkJQPTZ8SOLHmLoL+ANtGT7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LdsKzd62a4m6MXQnaForBoogaCFqTRGhjq0BXk1QnT8=; b=obwpNOkvo5wJeM//gbt1HvEAQwc9yVDZAZdxGuFSBOYCh8D/Ssu7VP3F/WjjFQrrRJTpvv58+OzsiXA3nlieJBRUDDZarDxfWIh2tOp/OPHguKbBVcX9pAWMAFGhlm/5nrtEhyXRodInFr5fcP010L1EEaJ7wIL7tYOyg/rfrO6RaVZQ0tVmZTNb1KgWc8QEgD6xIPo/EnBg7IOF99Fy/eH1CkVcwnKVEmlkRIl2O4RrqAWG90YxG/kkoQxrP7DLJww3cFFOIMprEI4v6yqDT7ueYc8MtRLO5NZkEk7yj37W0Yw6EaBASVI6FAnem4EN9WBa2NJwSQ+UyRiNjMi3Yw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LdsKzd62a4m6MXQnaForBoogaCFqTRGhjq0BXk1QnT8=; b=edFXe7ve2wLqjnuWX+23lswvXQPO38E2uNrLVlvBDcghBMxzOx0H/mC6M+P0xA1nQzhB7wMre8XSAYg11rcv6cc+NpG5UmXCD3572hWeL2WzeE7UZhPbzhTVpSWm1oaWxQsxkacHE+25IUdgBR3MPdSwEEn1C2YgiiOUvCOQJFHdIu0WqZR0PMAmPw/oq7OEYhJSWw06NT3cjHDffJVKoJ0J1vI+5m3S0qkEfDzsTifT1uxyjYLx/IDJUXBFcNFpraGO5HFqvVNtXAS/Dg9GEci+Uf4oY6ybHI8jxPbBt3ND4UAHmj+7VjNDPXs8Zu8ZENSI8MlgrWob/4GfusajuQ== Received: from DM5PR2201CA0007.namprd22.prod.outlook.com (2603:10b6:4:14::17) by BN6PR12MB1652.namprd12.prod.outlook.com (2603:10b6:405:6::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.43; Tue, 4 May 2021 17:55:26 +0000 Received: from DM6NAM11FT056.eop-nam11.prod.protection.outlook.com (2603:10b6:4:14:cafe::a6) by DM5PR2201CA0007.outlook.office365.com (2603:10b6:4:14::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Tue, 4 May 2021 17:55:26 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT056.mail.protection.outlook.com (10.13.173.99) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.32 via Frontend Transport; Tue, 4 May 2021 17:55:26 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 4 May 2021 17:55:24 +0000 From: Matan Azrad To: CC: , , , "Thomas Monjalon" Date: Tue, 4 May 2021 20:54:45 +0300 Message-ID: <20210504175500.3385811-1-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210429154335.2820028-1-matan@nvidia.com> References: <20210429154335.2820028-1-matan@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 619baf13-e124-4fde-880d-08d90f25cc51 X-MS-TrafficTypeDiagnostic: BN6PR12MB1652: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:923; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: WVnadFVCMeOhr0H62MOmHuvM+NSZQ5kvy+eISverGx6nPnKOEGcEZI8g0ITtM86HgWqpfQ35Ex3j6auYANxlcfHWhKJLOarNezlc4A1MrrXjSDutNLYlyyhdCGwvtdH2YScghDawoydThYU61aM4yoBfnpmmgAJRbNHHxiLlM5xWMuZVz3JOBuzgCpSwR9+lqc/mOlpg66j/WOFrryaI0ptmZ3PuwEQ9hpyM4H6RvFbUk7fcJIyaniTH0oqX5gdgzVsgfqn/DQnRy+5/QmkIYWubDlCVgiRev4+kKgFcXGU0Mc/dSaBhj/qFJ2S5LGm3cX+vKrCIskK8n1ME6cLO3aVWkU38/MdPL+GuR8TShCAk+rTFDagGe8zTqU3Qo1JZpD6D/xzEZRKbU2xalCnybterxjXcYLU/s3Wfmb7T5A9Md3cLNiBPnSmLpaE4r2W1voi2jpgfOgSyCz6yp4y9QIFFf1eOC4440uulrcDZUFTDOpMYkIZ+m/OvzlMZTnbEL636Zcavq9yLBOJ1qjl/NHxGmoeqyd6CnsLNA2Ltm1QRHSz3u9Vhv5F9h9S112UuZNwygQIdnZF9I0fYSiGc2c03atxrVRAMSTQgCRE4MYuDFjgu3bYwooZeAUTe8fwCcWy5XxFBL++8Hq4vLlinSA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(136003)(396003)(39850400004)(346002)(376002)(36840700001)(46966006)(6286002)(36756003)(2906002)(4326008)(316002)(70586007)(54906003)(82740400003)(7636003)(16526019)(36906005)(6666004)(186003)(2616005)(1076003)(426003)(83380400001)(36860700001)(5660300002)(8936002)(8676002)(70206006)(26005)(55016002)(336012)(86362001)(7696005)(47076005)(82310400003)(6916009)(478600001)(356005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 May 2021 17:55:26.4548 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 619baf13-e124-4fde-880d-08d90f25cc51 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT056.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR12MB1652 Subject: [dpdk-dev] [PATCH v3 00/15] mlx5 common part for crypto driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The crypto PMD will be supported on Nvidia ConnectX6. The crypto PMD will add the support of encryption and decryption using the AES-XTS symmetric algorithm. The crypto PMD requires rdma-core and uses mlx5 DevX. This is the mlx5 common part that added support for DevX commands needed for crypto driver. Also includes PRM definitions. v2: Add data-path part. v3: Squash fix commit to the one before it. Change get IB device function name. Rearrange common version.map file. Moved class definition to the driver seires. Dekel Peled (12): common/mlx5: remove redundant spaces in header file common/mlx5: update GENEVE TLV OPT obj name common/mlx5: optimize read of general obj type caps common/mlx5: add HCA cap for AES-XTS crypto common/mlx5: support general object DEK create op common/mlx5: adjust DevX MKEY fields for crypto common/mlx5: support general obj IMPORT KEK create common/mlx5: support general obj CRYPTO LOGIN create common/mlx5: add crypto BSF struct and defines common/mlx5: support general obj CREDENTIAL create common/mlx5: add crypto register structs and defs common/mlx5: support register write access Shiri Kuzin (2): common/mlx5: share hash list tool common/mlx5: share get ib device match function Suanming Mou (1): common/mlx5: add UMR and RDMA write WQE defines drivers/common/mlx5/linux/mlx5_common_os.c | 30 +- drivers/common/mlx5/linux/mlx5_common_os.h | 5 + drivers/common/mlx5/linux/mlx5_nl.c | 2 +- drivers/common/mlx5/meson.build | 15 +- drivers/common/mlx5/mlx5_common.c | 2 +- drivers/common/mlx5/mlx5_common.h | 1 + drivers/common/mlx5/mlx5_common_devx.c | 2 +- drivers/common/mlx5/mlx5_common_log.h | 21 + drivers/common/mlx5/mlx5_common_mp.c | 2 +- drivers/common/mlx5/mlx5_common_mr.c | 2 +- drivers/common/mlx5/mlx5_common_pci.c | 4 +- drivers/common/mlx5/mlx5_common_utils.c | 221 +++++++ drivers/common/mlx5/mlx5_common_utils.h | 202 +++++- drivers/common/mlx5/mlx5_devx_cmds.c | 312 +++++++++- drivers/common/mlx5/mlx5_devx_cmds.h | 66 ++ drivers/common/mlx5/mlx5_malloc.c | 2 +- drivers/common/mlx5/mlx5_prm.h | 610 +++++++++++++------ drivers/common/mlx5/version.map | 66 +- drivers/common/mlx5/windows/mlx5_common_os.c | 2 +- drivers/common/mlx5/windows/mlx5_glue.c | 2 +- drivers/compress/mlx5/mlx5_compress.c | 30 +- drivers/net/mlx5/mlx5_utils.c | 209 ------- drivers/net/mlx5/mlx5_utils.h | 194 +----- drivers/regex/mlx5/mlx5_regex.c | 30 +- drivers/vdpa/mlx5/mlx5_vdpa.c | 32 +- 25 files changed, 1337 insertions(+), 727 deletions(-) create mode 100644 drivers/common/mlx5/mlx5_common_log.h create mode 100644 drivers/common/mlx5/mlx5_common_utils.c -- 2.25.1