From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3CA25A0A02; Tue, 4 May 2021 19:56:12 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 25A7C410FC; Tue, 4 May 2021 19:56:12 +0200 (CEST) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2042.outbound.protection.outlook.com [40.107.236.42]) by mails.dpdk.org (Postfix) with ESMTP id 531124014D for ; Tue, 4 May 2021 19:56:10 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Jthpk/octpWlgqVdFmlIarUzhkTCeeTKIP/IRBnQKIHV7/HGClww4i0fslVEsjsn03yNHxQcGnq9GkOLXZjf4GGHMe4o0JQ4rp9cpHQ+zxDmiecE+MTcRl+6B4pEURmA3ixGChT8DSX9HCcDswr21O01KXtQs8gDcDvEQGGIl57W0aPERxW1IBs+JbGLy5aFZ1+pZ+E/S/WNll+6SVoggYeWvIMpy34Gw3sL8ox6SorHEQS6uubW4dwMRw2NYxcXe18BYj2/3sH2dWJdWrb2TY9NAnPGLfAFd4e2nHEF9Zzot2EeXlxLBvJ+TprjwvR/DgH+/KZE4wsBaZm17ipytA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=m7qx+2aj0EImozp+TsvVihcmloV85KASscfderTQu9o=; b=HsR/Mnx0hJvjbetbPtc2tXPjjHrtCfGcrPyunjpziaACvxXsytne+sHAkqwUX5M85Iivl/cs+csW3rxVxpqIhWoqUSiXkBuvrsQgq98kAFva44hSoq2ladzQWy9ihJfy3IPW06W5VUcsMH8D14kxu8FSIB44jKewcP7JMrFgByb1UM7DVncWcgb6U7e9zLgFYrOB8JYA08uS1ATpP3P7YIa6JDR+0TVTXIyO8VhehO8Z9cCCpQMIMirj5MVFiYqOgqNJzZVP4rNiNjN0pG+UDmdtZjsBHQGsiTpTB+xp6to6/j0EifDDk2CAIZOvq+nHsvXB1IuFjdDbiXpm4x75WA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=m7qx+2aj0EImozp+TsvVihcmloV85KASscfderTQu9o=; b=XSBGe/zNW/ht0NeQIl8XfiROWCjgIQSN6DABR3GbCE7NNAL0IKERUXapESruFPfu807lWFx8EOg0DxwLDsD8X6FwdKMcKNsvOpMT1p/smwk+ZoPya5ZvsR92rGzadLvh9ipf4QJntQ2m2UBrW0BNERbCji9e+ihxdpALNWzIGZR8teXk1/KoRJs0/isXKkjX7jDTRwlnnkOJe3oBw5vxF1rlya9Uu/xe+x++2N//wqDvYxykG0w2AIU0vRuvb2P6HYGQhejxTh740gSQr1ePfPpZWfJZwznczMwQaG5sqNvCfWhq85cR3uoJT89gx72hwtKh73+4NHi5TEDgzcV1Iw== Received: from DM6PR02CA0142.namprd02.prod.outlook.com (2603:10b6:5:332::9) by MWHPR1201MB0093.namprd12.prod.outlook.com (2603:10b6:301:54::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.26; Tue, 4 May 2021 17:56:08 +0000 Received: from DM6NAM11FT027.eop-nam11.prod.protection.outlook.com (2603:10b6:5:332:cafe::16) by DM6PR02CA0142.outlook.office365.com (2603:10b6:5:332::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Tue, 4 May 2021 17:56:08 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT027.mail.protection.outlook.com (10.13.172.205) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.27 via Frontend Transport; Tue, 4 May 2021 17:56:08 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 4 May 2021 17:56:06 +0000 From: Matan Azrad To: CC: , , , "Thomas Monjalon" , Dekel Peled Date: Tue, 4 May 2021 20:54:50 +0300 Message-ID: <20210504175500.3385811-6-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210504175500.3385811-1-matan@nvidia.com> References: <20210429154335.2820028-1-matan@nvidia.com> <20210504175500.3385811-1-matan@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f3591220-a566-441c-cece-08d90f25e56f X-MS-TrafficTypeDiagnostic: MWHPR1201MB0093: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3383; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: V2t4hr52WPcLGER8mGFkRDSIjfunH6RikBjEN1ffWOxirezuZ1+ECYzvSfM/YOqwYPHNA3ymipg1jU8kRXVqzu1PJKpZgFrbnpExll9Wn66Z4sV+/9xT8Qfs+G/toND0eUjklc1mWMoGAbkCe/4WafCjNnMPsnRGphQtmHNouA9GAtTL9il41X1uPMGPlK9s33zWk0Xl0F7B1RsbdkcA1LkFonr7z40NjQyYMi9vOfHAgKojHAKqcAB9LqjB/m/aolwoHjPfLhHTRZ0VEFB+zP2nDNtqQKgMZd7r/1YTgLEKV6R4qswC3lOMP3hIYIY0gkNFyjF7wuGYCgw6soZHYjXBPvor4lIgVqppiJn7gWJ6rnvLz4QVcKoZhd37xvvgqNY5eE6cVeSJxwhXu2K0qHd7x/PbDlt6HxMoyxaj5fX2u6otZVvE0qSkjDkmXhzgZN/4VUyK4oN4bGpQDe0G9GmGNpQIFkkCHi6RKg5llSOfwdp0P7mRv7aVDj36bN8Ftz3eMx2PMY/9H7DV249gI14DMdzgBzUW5KpvGXjcjGTPUiB4q3DH7FKD2/t//Tgqp7iZSq6XeTcqgRf2eScPtoTV2DftcpYofl0tFGKUNzIMtVu75kO5RG231aWht04RVQKUTm5zkyaEpDK+pB2pKQ== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(39850400004)(396003)(346002)(376002)(136003)(46966006)(36840700001)(55016002)(83380400001)(426003)(356005)(6286002)(478600001)(6916009)(107886003)(336012)(36906005)(316002)(54906003)(2616005)(26005)(16526019)(4326008)(186003)(2906002)(86362001)(82740400003)(6666004)(7696005)(5660300002)(8676002)(70586007)(36756003)(47076005)(82310400003)(36860700001)(1076003)(8936002)(7636003)(70206006); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 May 2021 17:56:08.5933 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f3591220-a566-441c-cece-08d90f25e56f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT027.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR1201MB0093 Subject: [dpdk-dev] [PATCH v3 05/15] common/mlx5: support general object DEK create op X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Dekel Peled Data Encryption Keys (DEKs) are the keys used for data encryption/decryption operations. Add reading of DEK support capability. Add function to create general object type DEK, using DevX API. Arrange common version.map file in alphabetical order. Signed-off-by: Dekel Peled Acked-by: Matan Azrad --- drivers/common/mlx5/mlx5_devx_cmds.c | 53 +++++++++++++++++++++++++++ drivers/common/mlx5/mlx5_devx_cmds.h | 17 +++++++++ drivers/common/mlx5/mlx5_prm.h | 39 ++++++++++++++++++++ drivers/common/mlx5/version.map | 55 ++++++++++++++++------------ 4 files changed, 140 insertions(+), 24 deletions(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 7ca767944e..742c82cca4 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -741,6 +741,8 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, MLX5_GENERAL_OBJ_TYPES_CAP_FLOW_HIT_ASO); attr->geneve_tlv_opt = !!(general_obj_types_supported & MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT); + attr->dek = !!(general_obj_types_supported & + MLX5_GENERAL_OBJ_TYPES_CAP_DEK); /* Add reading of other GENERAL_OBJ_TYPES_CAP bits above this line. */ attr->log_max_cq = MLX5_GET(cmd_hca_cap, hcattr, log_max_cq); attr->log_max_qp = MLX5_GET(cmd_hca_cap, hcattr, log_max_qp); @@ -2397,3 +2399,54 @@ mlx5_devx_cmd_queue_counter_query(struct mlx5_devx_obj *dcs, int clear, *out_of_buffers = MLX5_GET(query_q_counter_out, out, out_of_buffer); return 0; } + +/** + * Create general object of type DEK using DevX API. + * + * @param[in] ctx + * Context returned from mlx5 open_device() glue function. + * @param [in] attr + * Pointer to DEK attributes structure. + * + * @return + * The DevX object created, NULL otherwise and rte_errno is set. + */ +struct mlx5_devx_obj * +mlx5_devx_cmd_create_dek_obj(void *ctx, struct mlx5_devx_dek_attr *attr) +{ + uint32_t in[MLX5_ST_SZ_DW(create_dek_in)] = {0}; + uint32_t out[MLX5_ST_SZ_DW(general_obj_out_cmd_hdr)] = {0}; + struct mlx5_devx_obj *dek_obj = NULL; + void *ptr = NULL, *key_addr = NULL; + + dek_obj = mlx5_malloc(MLX5_MEM_ZERO, sizeof(*dek_obj), + 0, SOCKET_ID_ANY); + if (dek_obj == NULL) { + DRV_LOG(ERR, "Failed to allocate DEK object data"); + rte_errno = ENOMEM; + return NULL; + } + ptr = MLX5_ADDR_OF(create_dek_in, in, hdr); + MLX5_SET(general_obj_in_cmd_hdr, ptr, opcode, + MLX5_CMD_OP_CREATE_GENERAL_OBJECT); + MLX5_SET(general_obj_in_cmd_hdr, ptr, obj_type, + MLX5_GENERAL_OBJ_TYPE_DEK); + ptr = MLX5_ADDR_OF(create_dek_in, in, dek); + MLX5_SET(dek, ptr, key_size, attr->key_size); + MLX5_SET(dek, ptr, has_keytag, attr->has_keytag); + MLX5_SET(dek, ptr, key_purpose, attr->key_purpose); + MLX5_SET(dek, ptr, pd, attr->pd); + MLX5_SET64(dek, ptr, opaque, attr->opaque); + key_addr = MLX5_ADDR_OF(dek, ptr, key); + memcpy(key_addr, (void *)(attr->key), MLX5_CRYPTO_KEY_MAX_SIZE); + dek_obj->obj = mlx5_glue->devx_obj_create(ctx, in, sizeof(in), + out, sizeof(out)); + if (dek_obj->obj == NULL) { + rte_errno = errno; + DRV_LOG(ERR, "Failed to create DEK obj using DevX."); + mlx5_free(dek_obj); + return NULL; + } + dek_obj->id = MLX5_GET(general_obj_out_cmd_hdr, out, obj_id); + return dek_obj; +} diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 28ade5bbc4..b9ff7ab87d 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -139,6 +139,7 @@ struct mlx5_hca_attr { uint32_t reg_c_preserve:1; uint32_t crypto:1; /* Crypto engine is supported. */ uint32_t aes_xts:1; /* AES-XTS crypto is supported. */ + uint32_t dek:1; /* General obj type DEK is supported. */ uint32_t regexp_num_of_engines; uint32_t log_max_ft_sampler_num:8; uint32_t geneve_tlv_opt; @@ -435,6 +436,18 @@ struct mlx5_devx_graph_node_attr { struct mlx5_devx_graph_arc_attr out[MLX5_GRAPH_NODE_ARC_NUM]; }; +/* Encryption key size is up to 1024 bit, 128 bytes. */ +#define MLX5_CRYPTO_KEY_MAX_SIZE 128 + +struct mlx5_devx_dek_attr { + uint32_t key_size:4; + uint32_t has_keytag:1; + uint32_t key_purpose:4; + uint32_t pd:24; + uint64_t opaque; + uint8_t key[MLX5_CRYPTO_KEY_MAX_SIZE]; +}; + /* mlx5_devx_cmds.c */ __rte_internal @@ -587,4 +600,8 @@ int mlx5_devx_cmd_queue_counter_query(struct mlx5_devx_obj *dcs, int clear, __rte_internal struct mlx5_devx_obj *mlx5_devx_cmd_create_flow_meter_aso_obj(void *ctx, uint32_t pd, uint32_t log_obj_size); +__rte_internal +struct mlx5_devx_obj * +mlx5_devx_cmd_create_dek_obj(void *ctx, struct mlx5_devx_dek_attr *attr); + #endif /* RTE_PMD_MLX5_DEVX_CMDS_H_ */ diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index a8fbfbb0f5..bc9f58ad03 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1109,6 +1109,8 @@ enum { (1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO) #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \ (1ULL << MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT) +#define MLX5_GENERAL_OBJ_TYPES_CAP_DEK \ + (1ULL << MLX5_GENERAL_OBJ_TYPE_DEK) enum { MLX5_HCA_CAP_OPMOD_GET_MAX = 0, @@ -2406,6 +2408,7 @@ struct mlx5_ifc_create_cq_in_bits { enum { MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b, + MLX5_GENERAL_OBJ_TYPE_DEK = 0x000c, MLX5_GENERAL_OBJ_TYPE_VIRTQ = 0x000d, MLX5_GENERAL_OBJ_TYPE_VIRTIO_Q_COUNTERS = 0x001c, MLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022, @@ -2469,6 +2472,42 @@ struct mlx5_ifc_create_geneve_tlv_option_in_bits { struct mlx5_ifc_geneve_tlv_option_bits geneve_tlv_opt; }; +enum { + MLX5_CRYPTO_KEY_SIZE_128b = 0x0, + MLX5_CRYPTO_KEY_SIZE_256b = 0x1, +}; + +enum { + MLX5_CRYPTO_KEY_PURPOSE_TLS = 0x1, + MLX5_CRYPTO_KEY_PURPOSE_IPSEC = 0x2, + MLX5_CRYPTO_KEY_PURPOSE_AES_XTS = 0x3, + MLX5_CRYPTO_KEY_PURPOSE_MACSEC = 0x4, + MLX5_CRYPTO_KEY_PURPOSE_GCM = 0x5, + MLX5_CRYPTO_KEY_PURPOSE_PSP = 0x6, +}; + +struct mlx5_ifc_dek_bits { + u8 modify_field_select[0x40]; + u8 state[0x8]; + u8 reserved_at_48[0xc]; + u8 key_size[0x4]; + u8 has_keytag[0x1]; + u8 reserved_at_59[0x3]; + u8 key_purpose[0x4]; + u8 reserved_at_60[0x8]; + u8 pd[0x18]; + u8 reserved_at_80[0x100]; + u8 opaque[0x40]; + u8 reserved_at_1c0[0x40]; + u8 key[0x400]; + u8 reserved_at_600[0x200]; +}; + +struct mlx5_ifc_create_dek_in_bits { + struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; + struct mlx5_ifc_dek_bits dek; +}; + enum { MLX5_VIRTQ_STATE_INIT = 0, MLX5_VIRTQ_STATE_RDY = 1, diff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map index 18dc96276d..42bb985fb1 100644 --- a/drivers/common/mlx5/version.map +++ b/drivers/common/mlx5/version.map @@ -12,21 +12,24 @@ INTERNAL { mlx5_dev_to_pci_addr; # WINDOWS_NO_EXPORT + mlx5_devx_alloc_uar; # WINDOWS_NO_EXPORT + mlx5_devx_cmd_alloc_pd; mlx5_devx_cmd_create_cq; + mlx5_devx_cmd_create_dek_obj; mlx5_devx_cmd_create_flex_parser; + mlx5_devx_cmd_create_flow_hit_aso_obj; + mlx5_devx_cmd_create_flow_meter_aso_obj; + mlx5_devx_cmd_create_geneve_tlv_option; mlx5_devx_cmd_create_qp; mlx5_devx_cmd_create_rq; mlx5_devx_cmd_create_rqt; mlx5_devx_cmd_create_sq; - mlx5_devx_cmd_create_tir; mlx5_devx_cmd_create_td; + mlx5_devx_cmd_create_tir; mlx5_devx_cmd_create_tis; mlx5_devx_cmd_create_virtio_q_counters; # WINDOWS_NO_EXPORT mlx5_devx_cmd_create_virtq; - mlx5_devx_cmd_create_flow_hit_aso_obj; - mlx5_devx_cmd_create_flow_meter_aso_obj; - mlx5_devx_cmd_create_geneve_tlv_option; mlx5_devx_cmd_destroy; mlx5_devx_cmd_flow_counter_alloc; mlx5_devx_cmd_flow_counter_query; @@ -48,41 +51,49 @@ INTERNAL { mlx5_devx_cmd_queue_counter_query; # WINDOWS_NO_EXPORT mlx5_devx_cmd_register_read; mlx5_devx_cmd_wq_query; # WINDOWS_NO_EXPORT - mlx5_devx_get_out_command_status; - mlx5_devx_alloc_uar; # WINDOWS_NO_EXPORT mlx5_devx_cq_create; mlx5_devx_cq_destroy; + + mlx5_devx_get_out_command_status; + mlx5_devx_rq_create; mlx5_devx_rq_destroy; mlx5_devx_sq_create; mlx5_devx_sq_destroy; + mlx5_free; + mlx5_get_ifname_sysfs; # WINDOWS_NO_EXPORT mlx5_glue; + mlx5_malloc; + mlx5_malloc_mem_select; + + mlx5_memory_stat_dump; # WINDOWS_NO_EXPORT + mlx5_mp_init_primary; # WINDOWS_NO_EXPORT - mlx5_mp_uninit_primary; # WINDOWS_NO_EXPORT mlx5_mp_init_secondary; # WINDOWS_NO_EXPORT - mlx5_mp_uninit_secondary; # WINDOWS_NO_EXPORT mlx5_mp_req_mr_create; # WINDOWS_NO_EXPORT mlx5_mp_req_queue_state_modify; mlx5_mp_req_verbs_cmd_fd; # WINDOWS_NO_EXPORT + mlx5_mp_uninit_primary; # WINDOWS_NO_EXPORT + mlx5_mp_uninit_secondary; # WINDOWS_NO_EXPORT - mlx5_mr_btree_init; - mlx5_mr_btree_free; - mlx5_mr_btree_dump; mlx5_mr_addr2mr_bh; - mlx5_mr_release_cache; + mlx5_mr_btree_dump; + mlx5_mr_btree_free; + mlx5_mr_btree_init; + mlx5_mr_create_primary; mlx5_mr_dump_cache; - mlx5_mr_rebuild_cache; + mlx5_mr_flush_local_cache; + mlx5_mr_free; mlx5_mr_insert_cache; mlx5_mr_lookup_cache; mlx5_mr_lookup_list; - mlx5_mr_create_primary; - mlx5_mr_flush_local_cache; - mlx5_mr_free; + mlx5_mr_rebuild_cache; + mlx5_mr_release_cache; mlx5_nl_allmulti; # WINDOWS_NO_EXPORT mlx5_nl_devlink_family_id_get; # WINDOWS_NO_EXPORT @@ -102,20 +113,16 @@ INTERNAL { mlx5_nl_vlan_vmwa_create; # WINDOWS_NO_EXPORT mlx5_nl_vlan_vmwa_delete; # WINDOWS_NO_EXPORT + mlx5_pci_driver_register; + mlx5_os_alloc_pd; mlx5_os_dealloc_pd; mlx5_os_dereg_mr; mlx5_os_reg_mr; - mlx5_os_umem_reg; mlx5_os_umem_dereg; + mlx5_os_umem_reg; - mlx5_translate_port_name; # WINDOWS_NO_EXPORT - - mlx5_malloc_mem_select; - mlx5_memory_stat_dump; # WINDOWS_NO_EXPORT - mlx5_malloc; mlx5_realloc; - mlx5_free; - mlx5_pci_driver_register; + mlx5_translate_port_name; # WINDOWS_NO_EXPORT }; -- 2.25.1