From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 6C607A034F; Wed, 5 May 2021 06:20:47 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4F599410E5; Wed, 5 May 2021 06:20:47 +0200 (CEST) Received: from NAM04-BN8-obe.outbound.protection.outlook.com (mail-bn8nam08on2058.outbound.protection.outlook.com [40.107.100.58]) by mails.dpdk.org (Postfix) with ESMTP id 7781E410E2 for ; Wed, 5 May 2021 06:20:45 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ksHssddJMMIte1+LnbUO7FBRTZmftgidi0vG0rKHEAngjUAVZdMtMUEgD5tU0HGSStZ2zD4zlNBMbeiqE31Hyk5kBlCZI8WTJvNJcm6dgTFqMv+gP4PAYcL7VovvwP/QYtLU2rCfwR8xu271uMO100ZJyZM5v062rFkYXhYKW6qNDoOzRU9ng9Ah4jXx2Znq2j4L4VsoDPnYPJtzdnhgfMzfY+gn/2Ll5d8BZXhbvOX0skxjBpIDltqO5eMB2ghsbW/ER9fJE5qODUTLkuMn36OnH3Ga/HQ1aGin2uhhIWE2nDaudELLX4Tud6M+GeDLNmh8bN4sZUsafWKBeKc83A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5uspStJGi7azuGBUFLAJhXBosm3Gerfwhq2gRdViM+E=; b=ZMW53ZNyBbdHXQxrvyq1BoubKytkZhEBBPgCmCT3SfeSMVfkkZFyZsj/1UWSkeojEVLMgt/Bu+WDHxECEZ+vbo1NG1PiTHFBTbJfBORL1TxelIPS0QIaXPVUId5gWaWaU5Gp5xo8DM1oyymNU/zrg8y/F6rGZ3YQsrN5vzDT+ArsERubHU+OY/+htIuCmYu9xf1amjiuolC112VzJb/3tmig+w0QpXtEGkRRn83bDXl7SPkO0dAP72OLcbGDYuFf2VmHon8jCeJmaqqxwUD6dRwa1+E+T8N543MepbeQUpnT9w3qs7QwdvnX43GcB9tMBIxmZ/wNP7AgvaEqNIN/bA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5uspStJGi7azuGBUFLAJhXBosm3Gerfwhq2gRdViM+E=; b=GQ9NldsrvgCnXqEnKmpg8ptb4UgRe5uMIxDZkjgKHG82XMVomsrDzn3f8CQv38ej2qY/BQvf2ne/MPM3vrd0zWjejmZXgORwjVXU545YzXHfs5zETPq9yCVbkqVGslZMddDCSwZYUJjwoaSNG22ahO0TTIqInG7L0CdrZFRoIG5XmoxKm/1PTaStchFbNnx+FCvSAtjTcyjVgU5ZPUcfJTgW5KsSVk/8kuiJlpM4LYNTTIgxpv3ooX7n6Dp/mMzMDRURCA30aCaoJZUG0eYIH0gihLihUklHrVrwQsdCrGqQAn80XrLBvmPJFc9kE0ME0lmWSZbgybATPfWgYNhv4w== Received: from BN9PR03CA0652.namprd03.prod.outlook.com (2603:10b6:408:13b::27) by CH2PR12MB4908.namprd12.prod.outlook.com (2603:10b6:610:6b::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.35; Wed, 5 May 2021 04:20:44 +0000 Received: from BN8NAM11FT003.eop-nam11.prod.protection.outlook.com (2603:10b6:408:13b:cafe::b6) by BN9PR03CA0652.outlook.office365.com (2603:10b6:408:13b::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.27 via Frontend Transport; Wed, 5 May 2021 04:20:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT003.mail.protection.outlook.com (10.13.177.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4108.25 via Frontend Transport; Wed, 5 May 2021 04:20:43 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 5 May 2021 04:20:41 +0000 From: Bing Zhao To: , , CC: , , Date: Wed, 5 May 2021 07:19:49 +0300 Message-ID: <20210505042004.25280-3-bingz@nvidia.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210505042004.25280-1-bingz@nvidia.com> References: <20210427153811.11554-1-bingz@nvidia.com> <20210505042004.25280-1-bingz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a55cbe67-01c7-48f8-29f1-08d90f7d266c X-MS-TrafficTypeDiagnostic: CH2PR12MB4908: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6108; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: nLwpxDp8yfqZK8bzfWzzLVnIyM3MjHa5MzABDAG4hBI18UiUmQtK+uNgNtjU0ZmgsGhyqMoaanuHk+tcN/JSwF6oe9SFPS1VWxeR4Iw54WqLN1LZdS8zKDgMP00oiz0sZ7+oJH7/Q0/aG3guscnsB/j+gJPCEG/niv7PWg/5cwbJNWyVaOpeDBTSV8U1nihMg2oTSazCkx8N2SkzbNiRuWl8UFm7E65GAu/X20/Aluw85eIifJ7UIRkTpPZvX5jq+4CEhB61vmSqNEeU0Xn/O413c4i5PPcelSBFJh2udHcUc+Cb8kWtAye9wNALVIseuh9xDNV6CyMwkSNmZ5gl6HN9yK5t6SfxwrRAdAlXjg4UnsnsxuFv3rw3aOSm0c+FbXShJQjXokEGiLDXmTbKIgyNdcVN380cy8JMcOHUXKUs3CKNPq1s8GYzyMOjdXgjslcvndyM6jKyBPfVXiR+7qwWFJPqLOtJMQvf9wcNFohq5WaTv0QJaPlb766qtI3hOX+7TUFXZBbic1BBTBYk8w9lAH2tkAtvIHWHhNAmKuYKLadzKhNzmF2UcoVneim1jCTdhgq+pcRQGZuAMee0IEXh1+UdTnvy4BWYkjTeE+hXqdkmCLmMfVkLqwH+A2nwJTMcV9/wpGBC7dckZSO1WevJTMN2QznuxHj9toYQv/s= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(346002)(396003)(136003)(376002)(39860400002)(46966006)(36840700001)(70586007)(107886003)(70206006)(8676002)(356005)(16526019)(186003)(4326008)(8936002)(47076005)(54906003)(36860700001)(2616005)(336012)(82740400003)(110136005)(86362001)(55016002)(6286002)(2906002)(82310400003)(7636003)(26005)(36906005)(36756003)(426003)(83380400001)(7696005)(1076003)(5660300002)(478600001)(316002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2021 04:20:43.7798 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a55cbe67-01c7-48f8-29f1-08d90f7d266c X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT003.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH2PR12MB4908 Subject: [dpdk-dev] [PATCH v2 02/17] common/mlx5: add CT offload capability checking X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" During startup, the ASO connection tracking offload capability could be queried via HCA_CAP_QUERY command. If the HW doesn't support ASO CT, the value would be 0 by default. The following initialization should be skipped and the creation of the CT object should return a failure directly. The following CT creation should also check this capability. With the old driver, the pre-processing macro should be used in order to make the compiling pass. Signed-off-by: Bing Zhao --- drivers/common/mlx5/linux/meson.build | 2 ++ drivers/common/mlx5/mlx5_devx_cmds.c | 3 +++ drivers/common/mlx5/mlx5_devx_cmds.h | 1 + drivers/common/mlx5/mlx5_prm.h | 3 +++ 4 files changed, 9 insertions(+) diff --git a/drivers/common/mlx5/linux/meson.build b/drivers/common/mlx5/linux/meson.build index 3334bd5cb2..007834a49b 100644 --- a/drivers/common/mlx5/linux/meson.build +++ b/drivers/common/mlx5/linux/meson.build @@ -189,6 +189,8 @@ has_sym_args = [ 'MLX5_WQE_UMR_CTRL_FLAG_INLINE' ], [ 'HAVE_MLX5_DR_FLOW_DUMP_RULE', 'infiniband/mlx5dv.h', 'mlx5dv_dump_dr_rule' ], + [ 'HAVE_MLX5_DR_ACTION_ASO_CT', 'infiniband/mlx5dv.h', + 'MLX5DV_DR_ACTION_FLAGS_ASO_CT_DIRECTION_INITIATOR' ], ] config = configuration_data() foreach arg:has_sym_args diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 79fff6457c..ad67883fde 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -760,6 +760,9 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, MLX5_GET(cmd_hca_cap, hcattr, umr_indirect_mkey_disabled); attr->umr_modify_entity_size_disabled = MLX5_GET(cmd_hca_cap, hcattr, umr_modify_entity_size_disabled); + attr->ct_offload = !!(MLX5_GET64(cmd_hca_cap, hcattr, + general_obj_types) & + MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD); if (attr->qos.sup) { MLX5_SET(query_hca_cap_in, in, op_mod, MLX5_GET_HCA_CAP_OP_MOD_QOS_CAP | diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 870bdb6b30..746320cf04 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -137,6 +137,7 @@ struct mlx5_hca_attr { uint32_t qp_ts_format:2; uint32_t regex:1; uint32_t reg_c_preserve:1; + uint32_t ct_offload:1; /* General obj type ASO CT offload supported. */ uint32_t regexp_num_of_engines; uint32_t log_max_ft_sampler_num:8; uint32_t geneve_tlv_opt; diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 4da89d3379..71bdf43668 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1134,6 +1134,8 @@ enum { (1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO) #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \ (1ULL << MLX5_OBJ_TYPE_GENEVE_TLV_OPT) +#define MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD \ + (1ULL << MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD) enum { MLX5_HCA_CAP_OPMOD_GET_MAX = 0, @@ -2456,6 +2458,7 @@ enum { MLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022, MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO = 0x0024, MLX5_GENERAL_OBJ_TYPE_FLOW_HIT_ASO = 0x0025, + MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD = 0x0031, }; struct mlx5_ifc_general_obj_in_cmd_hdr_bits { -- 2.27.0