From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 7E3E2A0524; Wed, 5 May 2021 09:19:50 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id CCB0D410FE; Wed, 5 May 2021 09:19:41 +0200 (CEST) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2079.outbound.protection.outlook.com [40.107.93.79]) by mails.dpdk.org (Postfix) with ESMTP id 9F38C410EB for ; Wed, 5 May 2021 09:19:39 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SjrZayjK3YmwxUA3Ft93ygrfvrsdj5e+49HLNX2LTv2wdW74R8EZsRgQtTpT82+tiIC2FVa4/GDznoLKIpOURy3B5hg/EqyEWcXhSho4qAnuIbb8z5b9wVAEMIKbvaAfeehmD6E67bChBQFqsAowi6AZzmR7zXM8DzuWcz6Wrt81k0ppIrToRz9PZaACTcUTg9JVL4DXSZz7IinzsMPfND+ES0N+7FlmiVy37nBcVYcIBgpGbykTXPDsQp5UuQEyLKViobX4ubzrb1l+o/S8eiDliYJDacICjvk3JrnleH582vt4yk5cDHXalNNLR6q50v7MN9QmAt/zxG0YMQxXLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5uspStJGi7azuGBUFLAJhXBosm3Gerfwhq2gRdViM+E=; b=hcCEDbmYBmrkN889e1c2T5gSK1oHesv4Motw7veSpTTA4XOGk3V22iWOan6zpg/xKhSZDKuoabSiCWEzXM5kVCWe6B/0IpEQfL+X0WYlrIywPYci+AUxZO+/SAfx1vgzs4X30yIY+ROZP3sKyywKxBCr/hT3WLy5Yfds1r19LobB/maYw9+obGmulJeoWS8m2HRAoTxsp6FyNaPAt4fiqD0RsJclOKn+cnYAdWZGZ+VYekB0PpwvuUHHKl64mTdVguzv1TvGkeWXdgKqdB1dxOJIzRGuZFXoDYU/UHNR3ipmVZWb6DyP/3pGZk4uowZhz2F4Xqg+bDlnQUuaU0FI7w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5uspStJGi7azuGBUFLAJhXBosm3Gerfwhq2gRdViM+E=; b=Zz4wYsvg8zUYYtRVCllPkpSBxsdjfPVjCmY+cHdJ57husmmz/O8HXJSOrfgqQkN8J29hDC5hKrsQ1iv5sKZZbzPtMHhIFIMSsedx+BQYLBoUlb0zS7+TprZH+/zDucsI6d7sgabhaKH+NxnguJb/gytplHdDG2v115RFfkzTetz/oDHRhBxYBNr3O/yyFuJpCf0qC8YMWuibExACViDAW2oAH0SgMbz97hB9lJc+RapdevIa0F8ToSCz5XqtVUka1b/OLtzLpQNvrjLe+DsU+IYH+hNZjqW+lnKoy2fGg7CioaDMDy3U5mpjD5BcHnXUTl17yicPTYtmhc3vzXH6BA== Received: from DM3PR12CA0091.namprd12.prod.outlook.com (2603:10b6:0:55::11) by DM5PR12MB2456.namprd12.prod.outlook.com (2603:10b6:4:b4::37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.38; Wed, 5 May 2021 07:19:38 +0000 Received: from DM6NAM11FT058.eop-nam11.prod.protection.outlook.com (2603:10b6:0:55:cafe::9f) by DM3PR12CA0091.outlook.office365.com (2603:10b6:0:55::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Wed, 5 May 2021 07:19:38 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT058.mail.protection.outlook.com (10.13.172.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4108.25 via Frontend Transport; Wed, 5 May 2021 07:19:38 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 5 May 2021 07:19:35 +0000 From: Bing Zhao To: , , CC: , , Date: Wed, 5 May 2021 10:19:02 +0300 Message-ID: <20210505071917.31802-3-bingz@nvidia.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210505071917.31802-1-bingz@nvidia.com> References: <20210427153811.11554-1-bingz@nvidia.com> <20210505071917.31802-1-bingz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f92db51e-273d-4717-1440-08d90f962488 X-MS-TrafficTypeDiagnostic: DM5PR12MB2456: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6108; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 3A4ijvXmvvIA2BjRUA010jQhg+YUHSbaxhuXl0x348n0/7bi99hy0wpzasGOOE4VttWcn5Y3ZJATGayZFFDGQ7E3ITSe2L7Pv7NjhezGpVk1StSk7KEtKUoVwNSEbmW/cpIUuHkQzu1YR/q38Xq8lIXPLrLqsBYG8NlSs9iW6QcAtZRalUhSfZeUvDIYYKkSQYnntEuO4kmCqX7MvWkCGchV8uf7M6Tp4qgg7bG2iBUIjynkz3Fi6WnfKlsg93p/yTISIpRYEhgOEBBa4pguw3Cu3Fr0wdH7SFZKvN4/YnPkTTkRgVvkR+/i8YEkZryrBHxs7amcU7PCIHzTbkQ5GlOiLdAi63KruMEV1cG9wWdVb6cf1h1XIHS93ttliKzlxc9W8PxfiWahFHNwScraZ0zhVOF2U3wf+XiUFe7V7wxAMYx5YmaYX8q138FPOs1uCc84E84esV5B1gb0BMFmWVgMK2qBKHNG4H/tt8eGNRg43ZK9AqXhd7Pv4Rt+MpfeH9fK9MG1OwJpEEjkLWMkroVZt1n4+XPMDWV8MJWyx9f2rZcvQYzgFvxzWjXO1rK8+j+eKNKlKqrTb4DBG8xmW3vvIdOKV97PIunCWc2UNnUwGuQWc6YqL3NGQ4RjkCQdVH/ARWWV9OhAXwrsUeiengNJ2kyMkPFvZumD90n8TbQ= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(136003)(346002)(39860400002)(376002)(396003)(36840700001)(46966006)(83380400001)(356005)(316002)(1076003)(26005)(70206006)(7696005)(70586007)(8936002)(186003)(107886003)(336012)(16526019)(55016002)(5660300002)(7636003)(36756003)(2616005)(6286002)(82310400003)(110136005)(8676002)(82740400003)(47076005)(36860700001)(4326008)(426003)(86362001)(478600001)(36906005)(2906002)(6666004)(54906003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2021 07:19:38.0065 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f92db51e-273d-4717-1440-08d90f962488 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT058.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR12MB2456 Subject: [dpdk-dev] [PATCH v4 02/17] common/mlx5: add CT offload capability checking X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" During startup, the ASO connection tracking offload capability could be queried via HCA_CAP_QUERY command. If the HW doesn't support ASO CT, the value would be 0 by default. The following initialization should be skipped and the creation of the CT object should return a failure directly. The following CT creation should also check this capability. With the old driver, the pre-processing macro should be used in order to make the compiling pass. Signed-off-by: Bing Zhao --- drivers/common/mlx5/linux/meson.build | 2 ++ drivers/common/mlx5/mlx5_devx_cmds.c | 3 +++ drivers/common/mlx5/mlx5_devx_cmds.h | 1 + drivers/common/mlx5/mlx5_prm.h | 3 +++ 4 files changed, 9 insertions(+) diff --git a/drivers/common/mlx5/linux/meson.build b/drivers/common/mlx5/linux/meson.build index 3334bd5cb2..007834a49b 100644 --- a/drivers/common/mlx5/linux/meson.build +++ b/drivers/common/mlx5/linux/meson.build @@ -189,6 +189,8 @@ has_sym_args = [ 'MLX5_WQE_UMR_CTRL_FLAG_INLINE' ], [ 'HAVE_MLX5_DR_FLOW_DUMP_RULE', 'infiniband/mlx5dv.h', 'mlx5dv_dump_dr_rule' ], + [ 'HAVE_MLX5_DR_ACTION_ASO_CT', 'infiniband/mlx5dv.h', + 'MLX5DV_DR_ACTION_FLAGS_ASO_CT_DIRECTION_INITIATOR' ], ] config = configuration_data() foreach arg:has_sym_args diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 79fff6457c..ad67883fde 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -760,6 +760,9 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, MLX5_GET(cmd_hca_cap, hcattr, umr_indirect_mkey_disabled); attr->umr_modify_entity_size_disabled = MLX5_GET(cmd_hca_cap, hcattr, umr_modify_entity_size_disabled); + attr->ct_offload = !!(MLX5_GET64(cmd_hca_cap, hcattr, + general_obj_types) & + MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD); if (attr->qos.sup) { MLX5_SET(query_hca_cap_in, in, op_mod, MLX5_GET_HCA_CAP_OP_MOD_QOS_CAP | diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 870bdb6b30..746320cf04 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -137,6 +137,7 @@ struct mlx5_hca_attr { uint32_t qp_ts_format:2; uint32_t regex:1; uint32_t reg_c_preserve:1; + uint32_t ct_offload:1; /* General obj type ASO CT offload supported. */ uint32_t regexp_num_of_engines; uint32_t log_max_ft_sampler_num:8; uint32_t geneve_tlv_opt; diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 4da89d3379..71bdf43668 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1134,6 +1134,8 @@ enum { (1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO) #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \ (1ULL << MLX5_OBJ_TYPE_GENEVE_TLV_OPT) +#define MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD \ + (1ULL << MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD) enum { MLX5_HCA_CAP_OPMOD_GET_MAX = 0, @@ -2456,6 +2458,7 @@ enum { MLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022, MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO = 0x0024, MLX5_GENERAL_OBJ_TYPE_FLOW_HIT_ASO = 0x0025, + MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD = 0x0031, }; struct mlx5_ifc_general_obj_in_cmd_hdr_bits { -- 2.27.0