From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id F21F3A034F; Sat, 16 Oct 2021 11:12:58 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3693E41183; Sat, 16 Oct 2021 11:12:48 +0200 (CEST) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2052.outbound.protection.outlook.com [40.107.236.52]) by mails.dpdk.org (Postfix) with ESMTP id 751A34067C for ; Sat, 16 Oct 2021 11:12:45 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eT8t8oyRnY86CWVgAe2MmmUj6FpIBDd3RyQo5xsnv0Zc1TpIavJS9b32+5KRIGDXnd1XTCQdqn3u/mbIwzzZ8us6ZGXa4P9jiVK+xQz4op84lY/eXT3bybXHg43zlP6h+IY/BrYyKxYFG4Ppm5yzQwpJcnfpHvhn2DitBoeiHkZKRV+6+T/dWFuwvTPShdpkIQxmB0GZqWtVwKtDtZFnnr/XvVGdDO2WrVPkVq+Oqd6HEogCqJ+AIPLXW8fJFWw8T1KZ5xWIpyzw65o7LMRfNMCzFGL67B+6SJVk3ALNrnYCR4cHqrN+KKiesalHdtr76utSixtGolBD6dXwMdQDzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=g/TzAud/AQk3gOepbC6pr3vSdCs2hADybnOO6//xs0s=; b=GLKgl60h0XczkuLe/L5PD3FprCA9PCqv5DsSDmbDcuUJaDIQtPxgwbJD5ESDYW03cV7L9QtmmF03KzLQpeufXVisq0g7MRXrHcLGEANw/ycy9pwKT0NuaMjnQY4tns+hQPBzOGlIMaVPEDKRirgu+E6reV4/s6Y683BaqQut86R7up93CaKppgpIIJPOUWl5uZplcHCBJXubC1jnkJdoG/em2VjbFtoDCk9gFby79FfIkLEQPe5zJppQQUrn9Izg4VQbgoynqaIF0pFaSFfnIwSRz8DzJ07uCi8yTGpApwJopOsYRNN1dRrCi/pvRjBIAKWLebnX9ZGTrHIzZ8PWXg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=g/TzAud/AQk3gOepbC6pr3vSdCs2hADybnOO6//xs0s=; b=mAZpEyBt/vjcvOjCPBSg53PhndwPQfCkgFVY52NkztVciimzqikarZKRvlTkcgARznRmK3S5qzPksnbc3OzQF+42IXcbDYoGnZF4wnSKbWCWwzyf4TKpC/1g5oeKfaZhM4DWFDJEUy1Kli+qsciPQf8SZ8eY/SoDMHIdEY1r5n5mcNjMZeyc4BiPeRcEC7IqHVwDRuWRV6Fe+0KZCee4rzuONNgRFsebB5BgMIi1Fon490qHjzSk5fGB73ImGv0I2rU1raUmfUMeHlWJmbtMTU8FEdokDHSU3XrKzb7qUWu97ARBEXwiV3ekdoJBNvgqyFVzutYqqyOHHNvP/vJriA== Received: from BN9PR03CA0597.namprd03.prod.outlook.com (2603:10b6:408:10d::32) by BN8PR12MB2913.namprd12.prod.outlook.com (2603:10b6:408:9c::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4608.18; Sat, 16 Oct 2021 09:12:44 +0000 Received: from BN8NAM11FT019.eop-nam11.prod.protection.outlook.com (2603:10b6:408:10d:cafe::ed) by BN9PR03CA0597.outlook.office365.com (2603:10b6:408:10d::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4608.15 via Frontend Transport; Sat, 16 Oct 2021 09:12:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT019.mail.protection.outlook.com (10.13.176.158) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4608.15 via Frontend Transport; Sat, 16 Oct 2021 09:12:43 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sat, 16 Oct 2021 09:12:41 +0000 From: Xueming Li To: CC: , Lior Margalit , Matan Azrad , Viacheslav Ovsiienko Date: Sat, 16 Oct 2021 17:12:04 +0800 Message-ID: <20211016091214.1831902-5-xuemingl@nvidia.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211016091214.1831902-1-xuemingl@nvidia.com> References: <20210926111904.237736-1-xuemingl@nvidia.com> <20211016091214.1831902-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ca02ab34-17ce-4e2a-51bb-08d990851cee X-MS-TrafficTypeDiagnostic: BN8PR12MB2913: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:324; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: SCIfE35YPzxxiRl7g8+kx1r5WSFbKqDh+VD5F39cndA0V1WBXBqRHdTTZ1b7YkWOvgD99dDmgvAivGlI1dZkkCjJYdCKYQM5B/koj+OTTmHi75P2BDUXbUiRfJeg3mvYh3RCTRA8jKTXslv5HouwQhLro1gml4LCOCNpiQKjwqdlgE86IpkcO+6yJnnLh88q6Es0P/JwrshBzBd/mbGkgeR6hgIXv5kCQYlPHGJMqnM3WPapRke0qMG/kTfwTXVE6DDSwhXEb49V441/ga+x1R/kLwZoDR0RlJ+bMBDKVG4jDH55FGgYv2Bxdh+b5zjrf27hzCB4VvH5Yb5r1/HjBOihKOs1JBmypqh4WNuysulJF6JjJZeMRxZtUj2SBVUA0RG3DGw1NzUJKI0D5R7w+sIKimeRSHBaJ5Z4/Eaf5ejogsBO43/2rDy9OWqwodflPD/Np3boxq9b9bgiuxW5beGjW9jL7FpSsJ8CeQt9fLq/mwmz0tCcy/vi1H91lzZtqjWkenrIozABsNkK3JSKYnb+dm8FQLpi+3Y0vbjvkd6CFrVYBQnIp1RyTYe2e3naQzXCMZkMc3CSkDnQFcPAY83KQeAuDW1SiY/zUqroya92rBAzgQMIwKWzRbBK06imfkRwZkq3uovxkKC4NSTeUMAeCAWgwC8KOBY+JWcF9P0YEi5qA/ehUv9HH9jyuir/UZegUumkawYbD/bnoD/pUw== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(107886003)(4326008)(70586007)(6916009)(55016002)(426003)(36756003)(82310400003)(6666004)(7696005)(5660300002)(16526019)(8936002)(186003)(70206006)(2906002)(86362001)(36860700001)(26005)(8676002)(36906005)(356005)(7636003)(6286002)(2616005)(83380400001)(47076005)(316002)(508600001)(336012)(1076003)(54906003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Oct 2021 09:12:43.8427 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ca02ab34-17ce-4e2a-51bb-08d990851cee X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT019.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN8PR12MB2913 Subject: [dpdk-dev] [PATCH v2 04/13] net/mlx5: clean Rx queue code X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Removes unused rxq code. Signed-off-by: Xueming Li --- drivers/net/mlx5/mlx5_rxq.c | 8 ++------ 1 file changed, 2 insertions(+), 6 deletions(-) diff --git a/drivers/net/mlx5/mlx5_rxq.c b/drivers/net/mlx5/mlx5_rxq.c index 4036bcbe544..1cb99de1ae7 100644 --- a/drivers/net/mlx5/mlx5_rxq.c +++ b/drivers/net/mlx5/mlx5_rxq.c @@ -674,9 +674,7 @@ mlx5_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, uint16_t desc, struct rte_mempool *mp) { struct mlx5_priv *priv = dev->data->dev_private; - struct mlx5_rxq_data *rxq = (*priv->rxqs)[idx]; - struct mlx5_rxq_ctrl *rxq_ctrl = - container_of(rxq, struct mlx5_rxq_ctrl, rxq); + struct mlx5_rxq_ctrl *rxq_ctrl; struct rte_eth_rxseg_split *rx_seg = (struct rte_eth_rxseg_split *)conf->rx_seg; struct rte_eth_rxseg_split rx_single = {.mp = mp}; @@ -743,9 +741,7 @@ mlx5_rx_hairpin_queue_setup(struct rte_eth_dev *dev, uint16_t idx, const struct rte_eth_hairpin_conf *hairpin_conf) { struct mlx5_priv *priv = dev->data->dev_private; - struct mlx5_rxq_data *rxq = (*priv->rxqs)[idx]; - struct mlx5_rxq_ctrl *rxq_ctrl = - container_of(rxq, struct mlx5_rxq_ctrl, rxq); + struct mlx5_rxq_ctrl *rxq_ctrl; int res; res = mlx5_rx_queue_pre_setup(dev, idx, &desc); -- 2.33.0