From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 2CC3FA0C53; Wed, 3 Nov 2021 08:59:59 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id C250941174; Wed, 3 Nov 2021 08:59:49 +0100 (CET) Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2070.outbound.protection.outlook.com [40.107.237.70]) by mails.dpdk.org (Postfix) with ESMTP id 912A641143 for ; Wed, 3 Nov 2021 08:59:48 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=a+aSEjDqdvtMz6zCHb9Q4nW5Gps8IMzE8JSLZhgCtjZyiZcqXZ2cAYhO/5rcFJ1sZ3kbyfDVpCAnbhfTOeXcIS1C45LdnduA6Mu7lUV9zIxEOFJKfdxZQW6DY8ehoMeEffDafmwrSzwmqjGMwBg62wIOEDx+936uxOilNaEaZO68p5cPDvNwHoECeHpILNTaJIj5aS4tS9Ga+MCbHGcbsSRPKcrEB60dO34RHEaSmuu/ekPjKpZ0W7+yuL+/H+A4uttQl3JV1tHpkBOQXauT4r7btA4mOwOihDodalC4/7VZl2Xzyf4B2setdKZ3yeHnAXYBX5gtau3AZMwz5K9Vyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=UznDlKkikcsA6BiXRlHAhRhX845i4RlXF/rWw2HWAvU=; b=I0OZo2aNoNTiLAEoyYqKrMDdrUwoija6ZkcuOBIKJfmRAcTf1hkVcnabQxhVJ0UrFIek6V8MxU8R3iOpeATevptYmeNTvXt1RtcZezi0emQt+JIEa/KVf5Oake5s2fJSrftpGd9BFyEJ+2Z6fVxzhPV1rbOtHQrgtO9G01p3UXmh67s8r/rsPAvKLM09+4kiHU/aRQZZXnjUEpq7Zs1POAdQgrotvLpXB6qPNqmtlJAEqZejLbaWSde23YJYp4MXTLSt/UvScVWzJO6vpN2JLyX6+Qa1tJxQo2tTroNxHxgCdBAi6N8oowEpxnqIASdO/bfZ1nPiU5xWnym1iqd0sg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=UznDlKkikcsA6BiXRlHAhRhX845i4RlXF/rWw2HWAvU=; b=LkYOX4DQ/bWQdMpXSpcIhfThojHJC0UMN2DYw/qHSe1ambnq3F+ShGpG9PoF91SqRQqdCF+MOc1qPNnGpohiHxiibdOI4C4aDHEc4T3H6KaY0Z5sDgxqsfyoioJv0mQXIqlRJ1cGZAzgduZXk/1jT/frk52yd4VW6q60mVguLnmgmzLYLXQAtGGmShsJQQ8lOadc+EQbLYofDb0MlT87yKQFOTCaFVW6fTtGaOe/hDqWd2EgFQkS/R22ma8VY0owzT9rS+Fsp9eAo/disq3XiatHszawhQmWCOSoW/P2VYmP/ZizGTQdx8ujSnJvPvibBSvdlH8Ca7ef9ADf+8vNmQ== Received: from MWHPR12CA0034.namprd12.prod.outlook.com (2603:10b6:301:2::20) by BYAPR12MB3286.namprd12.prod.outlook.com (2603:10b6:a03:139::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Wed, 3 Nov 2021 07:59:46 +0000 Received: from CO1NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:301:2:cafe::7b) by MWHPR12CA0034.outlook.office365.com (2603:10b6:301:2::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Wed, 3 Nov 2021 07:59:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by CO1NAM11FT054.mail.protection.outlook.com (10.13.174.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Wed, 3 Nov 2021 07:59:46 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 3 Nov 2021 07:59:41 +0000 From: Xueming Li To: CC: , Lior Margalit , Matan Azrad , Viacheslav Ovsiienko Date: Wed, 3 Nov 2021 15:58:30 +0800 Message-ID: <20211103075838.1486056-7-xuemingl@nvidia.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211103075838.1486056-1-xuemingl@nvidia.com> References: <20210727034204.20649-1-xuemingl@nvidia.com> <20211103075838.1486056-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a7636684-abd6-4211-592d-08d99e9fe72b X-MS-TrafficTypeDiagnostic: BYAPR12MB3286: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:324; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: gQfJiaxPxjFuGgSVoeNNc5zCNKoPRcI1k3jBxtazJxstryIBNJOYJtlQQtXqLgGJAwGOHJc3/OrZMLUtAplHqIszBLhLfo3Fx9zCc1x8nbTntTI3MHf9dpnxXeELDK1wnIt0ekabHuFrwax4ABjsDYUtm2bQIUEHXzDD8QMIh1teT9mce7bBgKYpUBe732Ti6SpH993hIHxz2a0gSyGmNm0BPPmUPeT8FbXIVKOdoG2+ippjSrlkQ9BxWGkSg/tH0IjrV5wR+QBZMZSqwh6dc4AKep91u0p3pDm6+RMT2TZsaKbZkQBINasiwlKya/TZwX7aPIX7dxYUFEUEnovIKIs6YDiokGPpZcLJCe/u+HnR81U3u58jEknAsClPn+MwBLOvqwEWzYzjhVXkSzzDkVN8OxW/Cmhl+j3Xs3gqcqUvhrZFdgr0sis3ortqkT8NHKi5RQHJGfJizhcfB8AFRwFnyx7QAsBoxohFHpmuR5f7vRXRZWO8ItyE90GapAqoPks6YvfTW54TLA8Grdo1jRn3fGUIQ+ke0oalOgXYWhEDAW61nQaTUpF4JvvJTbSZafQgLJtNiwiA3j7/Z4+jIxMUq4dD7Uo6YMcUdRSlf5Ex5y2LJu+kK8DGRZgLfS9Pw4WGLoASqvO3Vonv1ESlAlMTuZEeSSX02fERpGUzpnjAh7x9Tlypx676ed6RKRO43KoA06rzYnSsYUzchQ779A== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(508600001)(8676002)(7696005)(36860700001)(26005)(6286002)(16526019)(55016002)(36756003)(107886003)(47076005)(6666004)(2906002)(186003)(356005)(86362001)(82310400003)(336012)(426003)(54906003)(8936002)(70586007)(6916009)(83380400001)(316002)(4326008)(1076003)(5660300002)(2616005)(7636003)(70206006); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Nov 2021 07:59:46.3912 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a7636684-abd6-4211-592d-08d99e9fe72b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR12MB3286 Subject: [dpdk-dev] [PATCH v3 06/14] net/mlx5: clean Rx queue code X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch removes unused Rx queue code. Signed-off-by: Xueming Li --- drivers/net/mlx5/mlx5_rxq.c | 8 ++------ 1 file changed, 2 insertions(+), 6 deletions(-) diff --git a/drivers/net/mlx5/mlx5_rxq.c b/drivers/net/mlx5/mlx5_rxq.c index 4567b43c1b6..b2e4389ad60 100644 --- a/drivers/net/mlx5/mlx5_rxq.c +++ b/drivers/net/mlx5/mlx5_rxq.c @@ -674,9 +674,7 @@ mlx5_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, uint16_t desc, struct rte_mempool *mp) { struct mlx5_priv *priv = dev->data->dev_private; - struct mlx5_rxq_data *rxq = (*priv->rxqs)[idx]; - struct mlx5_rxq_ctrl *rxq_ctrl = - container_of(rxq, struct mlx5_rxq_ctrl, rxq); + struct mlx5_rxq_ctrl *rxq_ctrl; struct rte_eth_rxseg_split *rx_seg = (struct rte_eth_rxseg_split *)conf->rx_seg; struct rte_eth_rxseg_split rx_single = {.mp = mp}; @@ -743,9 +741,7 @@ mlx5_rx_hairpin_queue_setup(struct rte_eth_dev *dev, uint16_t idx, const struct rte_eth_hairpin_conf *hairpin_conf) { struct mlx5_priv *priv = dev->data->dev_private; - struct mlx5_rxq_data *rxq = (*priv->rxqs)[idx]; - struct mlx5_rxq_ctrl *rxq_ctrl = - container_of(rxq, struct mlx5_rxq_ctrl, rxq); + struct mlx5_rxq_ctrl *rxq_ctrl; int res; res = mlx5_rx_queue_pre_setup(dev, idx, &desc); -- 2.33.0