From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 9EDD8A00C2; Thu, 5 May 2022 19:30:47 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 0FE7D4281F; Thu, 5 May 2022 19:30:32 +0200 (CEST) Received: from mail-lj1-f169.google.com (mail-lj1-f169.google.com [209.85.208.169]) by mails.dpdk.org (Postfix) with ESMTP id 2AC6542835 for ; Thu, 5 May 2022 19:30:30 +0200 (CEST) Received: by mail-lj1-f169.google.com with SMTP id g16so6493530lja.3 for ; Thu, 05 May 2022 10:30:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20210112.gappssmtp.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Om9c/UYReyeTxtveN2/8+0VvwpS9O7+1ntrePC3gfSQ=; b=31aG8JU0LvPaItcyGANglLe70QZzYck2u8DSDZQCQHwLllLAtUEH2WWOlor/VaNdEL 9uPUNvINRCHjHaKputkDTcrxGBY+FHjdOiZL4rb8sloXLoRbkZ9HhbQSlCPs7PvkVvGg 2XMSfQ++IkA5/Czu1+G6CN0ca9T7rcf5luRWVASAoDGIAxOJzKThRozhGrAQyp5P93RY c741GyUJbqbJ+ZAPA402O0ctiCfLLPMRMq3ikt06YJ3521y6PJA2XTLpZsyDPc5qdR4q BdnNobO2cj5y4VuvgphQp95f65Qxch9OM7t2OOtj83o7pnK3+62iaA7FFO84yvE7Anwr Amhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Om9c/UYReyeTxtveN2/8+0VvwpS9O7+1ntrePC3gfSQ=; b=JvzSO42uSFBD8Fwy0/tl6/mgs2sNnHhsiNyXh59szLt9PcTZVBOAqorpYPukwo6TfQ UE3XiUUH18pDXCWF2KlbYkZH5Ci0NQ9bwJBcScJ2NMeDYNbtuXNj9cNUYHQpsQQ7frV4 nMMjzG8Hi4pQnUub0UFYrniiav9QQW4kdLc96n4QubF16lC9EazWWkfulZ/NLiqI7C9u iV0Nm9+pfOQeY8+Y96LRb22HfUgaSYh4wnwdv83o6ufScK5uQ+x9KpY74DmYQ2ZHXam9 7fcSnRJFFDGsD2X0UJP8FkTxczr6pG0KcmCyk8tJLdqJUeF9P0xeiS1eKEaMj70yOPZn NDqA== X-Gm-Message-State: AOAM532DsiWm92qweuyW5EtJwdMkBVzMrH5a5wiB758HTySLZtxhsgRR um/Dk/WGMqUs6DCvQ0IBGNIGDg== X-Google-Smtp-Source: ABdhPJysDkhJUp7p/sIP+Uii2EJw3aBR/nBMWevzPabrD6MwhegqNqkQWH3QzIqHDR4LdHg5QPLP5g== X-Received: by 2002:a2e:b056:0:b0:250:84ca:643b with SMTP id d22-20020a2eb056000000b0025084ca643bmr5666287ljl.98.1651771829779; Thu, 05 May 2022 10:30:29 -0700 (PDT) Received: from localhost.localdomain (89-73-146-138.dynamic.chello.pl. [89.73.146.138]) by smtp.gmail.com with ESMTPSA id z26-20020ac25dfa000000b0047255d21203sm289640lfq.306.2022.05.05.10.30.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 May 2022 10:30:29 -0700 (PDT) From: Stanislaw Kardach To: Haiyue Wang Cc: Stanislaw Kardach , dev@dpdk.org, Frank Zhao , Sam Grove , mw@semihalf.com, upstream@semihalf.com Subject: [PATCH 04/11] net/ixgbe: enable vector stubs for RISC-V Date: Thu, 5 May 2022 19:29:56 +0200 Message-Id: <20220505173003.3242618-5-kda@semihalf.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220505173003.3242618-1-kda@semihalf.com> References: <20220505173003.3242618-1-kda@semihalf.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Re-use vector processing stubs in ixgbe PMD defined for PPC for RISC-V. This enables ixgbe PMD usage in scalar mode on this architecture. The ixgbe PMD driver was validated with Intel X520-DA2 NIC and the test-pmd application. Packet transfer checked using all UIO drivers available for non-IOMMU platforms: uio_pci_generic, vfio-pci noiommu and igb_uio. Signed-off-by: Stanislaw Kardach Sponsored-by: Frank Zhao Sponsored-by: Sam Grove --- doc/guides/nics/features/ixgbe.ini | 1 + drivers/net/ixgbe/ixgbe_rxtx.c | 4 ++-- drivers/net/ixgbe/meson.build | 6 ------ 3 files changed, 3 insertions(+), 8 deletions(-) diff --git a/doc/guides/nics/features/ixgbe.ini b/doc/guides/nics/features/ixgbe.ini index c5333d1142..b776ca1cf1 100644 --- a/doc/guides/nics/features/ixgbe.ini +++ b/doc/guides/nics/features/ixgbe.ini @@ -54,6 +54,7 @@ Windows = Y ARMv8 = Y x86-32 = Y x86-64 = Y +rv64 = Y [rte_flow items] eth = Y diff --git a/drivers/net/ixgbe/ixgbe_rxtx.c b/drivers/net/ixgbe/ixgbe_rxtx.c index 9e8ea366a5..009d9b624a 100644 --- a/drivers/net/ixgbe/ixgbe_rxtx.c +++ b/drivers/net/ixgbe/ixgbe_rxtx.c @@ -5957,8 +5957,8 @@ ixgbe_config_rss_filter(struct rte_eth_dev *dev, return 0; } -/* Stubs needed for linkage when RTE_ARCH_PPC_64 is set */ -#if defined(RTE_ARCH_PPC_64) +/* Stubs needed for linkage when RTE_ARCH_PPC_64 or RTE_ARCH_RISCV is set */ +#if defined(RTE_ARCH_PPC_64) || defined(RTE_ARCH_RISCV) int ixgbe_rx_vec_dev_conf_condition_check(struct rte_eth_dev __rte_unused *dev) { diff --git a/drivers/net/ixgbe/meson.build b/drivers/net/ixgbe/meson.build index 88539e97d5..162f8d5f46 100644 --- a/drivers/net/ixgbe/meson.build +++ b/drivers/net/ixgbe/meson.build @@ -1,12 +1,6 @@ # SPDX-License-Identifier: BSD-3-Clause # Copyright(c) 2017 Intel Corporation -if arch_subdir == 'riscv' - build = false - reason = 'riscv arch not supported' - subdir_done() -endif - cflags += ['-DRTE_LIBRTE_IXGBE_BYPASS'] subdir('base') -- 2.30.2