From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id EAEC6A034C; Wed, 21 Dec 2022 11:18:10 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6F8DF42D1D; Wed, 21 Dec 2022 11:17:58 +0100 (CET) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2075.outbound.protection.outlook.com [40.107.93.75]) by mails.dpdk.org (Postfix) with ESMTP id A0C5C40F16 for ; Sun, 18 Dec 2022 16:09:20 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=OcW5I2i82SZKeTR0aiu1lmytu7mjeC/Alu2XRrCyZB1vLsQ3iFhw0zXsmeNMHwTMCD2otbVeZMgDT/PWSiXAN5dDTkp9LsS//qwXpDLqnt9goYpeDuOjkwpih1SFqPd2KB5ySXjnoNsH2Hs9GKFXrVSaPlOR6UvbT5ty2oEoeXgW4IZIUIzBraq7AqGB3B0pD+ZngvK68NOkjBaP0enulm6qWSomii7k+fkwxrZVvCpQ6LqtR+2mHNEM5OqvqNq5kRWk+7HHxYJZs5HyorJsbNnGpCEr/KOB31bJe1Xo9FZ8s0XAWBvBH3aAy5Ea9+NkHuit8qw131TwUIfqUu/OWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QDZRzRgA9IB/xu2GTG9O2uuhBWSWWUe7WRvZmeREAfE=; b=ebbR8VL1i0MV3+NYHmBgqHS3IFG3wtetUE7B+hNSSv75XPy4SNbd4JuU/oEpcgCFr9uxnukqRhe/FJpST13d0pGhGWxv2+pLA85H0DL7NVBTrit0jOrtXKYdgcilAyUau/Pkn+RMkeRHBhYrHnhaGEGhTeBZJSbT8wxvk12fIJbns5BHQa7EsAjaxbGFgyuksyh5BN8HtbUiD178bBJ+y8D/IpGkNTIu2BjcXa/XJsjrgV98OPyznl0KBh4Uh9cBavbBLbbF1yt17oUStdW2W4KgT8QEn3IXh99G7Ui/ZvUXSENAw9owEa47u2kaaOx+YZrl+IG/FAFm0QMFiKkJ2Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QDZRzRgA9IB/xu2GTG9O2uuhBWSWWUe7WRvZmeREAfE=; b=kxlALENwJUIaKtxC/QPbniilanQk1EVSGebYXxyMXIj6gMRmAdiNRx/RDsa9q8bMtbxW9PDbpXQV8vG5HYe7KlubAQbs58/g6dT9n+OVBgUsS3/1bPBjPwlSO/VseINFwyUayUiHgd7Avh3e1L4IP1orQw35igLN5hR/PKkrr2I7N7RCi4XUZRkBr6pm+nVqNtXsGlSD64MxQYfRBov0tvx/p1BwWqdcAGcCSuiSnwLA79z/gPguSfp/Yp2KFj162oz5GfaUfIelSD4Njbsf4FQ5KKCCfwuzvahJmPkm8nLQUMx20SBn7CnjlKnblVtDi5yElr22fWIo36qzbIIBdQ== Received: from DM6PR07CA0122.namprd07.prod.outlook.com (2603:10b6:5:330::18) by IA0PR12MB7553.namprd12.prod.outlook.com (2603:10b6:208:43f::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5924.16; Sun, 18 Dec 2022 15:09:18 +0000 Received: from DM6NAM11FT033.eop-nam11.prod.protection.outlook.com (2603:10b6:5:330:cafe::16) by DM6PR07CA0122.outlook.office365.com (2603:10b6:5:330::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5924.18 via Frontend Transport; Sun, 18 Dec 2022 15:09:18 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DM6NAM11FT033.mail.protection.outlook.com (10.13.172.221) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5924.16 via Frontend Transport; Sun, 18 Dec 2022 15:09:18 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Sun, 18 Dec 2022 07:09:17 -0800 Received: from nvidia.com (10.126.231.37) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Sun, 18 Dec 2022 07:09:14 -0800 From: Erez Shitrit To: , , , , , Matan Azrad CC: , , Yevgeny Kliteynik Subject: [PATCH V1 03/11] net/mlx5/hws: remove wrong PRM capability macros Date: Sun, 18 Dec 2022 17:08:44 +0200 Message-ID: <20221218150853.2167280-4-erezsh@nvidia.com> X-Mailer: git-send-email 2.18.2 In-Reply-To: <20221218150853.2167280-1-erezsh@nvidia.com> References: <20221218150853.2167280-1-erezsh@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.126.231.37] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT033:EE_|IA0PR12MB7553:EE_ X-MS-Office365-Filtering-Correlation-Id: e9b38a6e-1292-4e25-0ce3-08dae109d5cb X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: adqPMFRo/SuiGcVFerrA57QtvTr28Wa3Z2IMKan1vM0l/CNv8cB0nWphxtBlfAl4wuxOBmlgLLVafb5cmuBHF33sAAr0MTwG5KMv9HNd1TnObQWNHtlW8951KGgbIWLMXJkygm/kRsHxbDa5lJLFBxO4D81bTPk6rtuTZNn8WyCGmopawMjbsMdRfzPJ54tI+uz/1Ewc7dpYksQYZask3hfJxKtHxIK3ngqMIrlyOn87a3NE4B75elvze1UEb1kY6QfsAa+Jcen2yJBIj7YjHSgyofiG/eMN+jo3Z7JUK99pSKJeAU2cJHaWg/P09kjmWJAH+5Ma0SnqOIsgTxJDyDzp7s7C2nBoJHddMYMAtDbtmfzL7PoxnST53Ri3nsRu04XGyDktraPjrjEQ3rPXee6mNZFIsq6Qhj0xBcv4rkqcerwFl6U0k1lcgDCu6hOZJKIwgfyG8Sczd+vW+8sJPn5Zm3ZGBRtbPn0bN0AgcjNZFWUZeOUeeTBdPegmhxo4LsSB45C3NbOpmsx3GoHEQ9SFr+jw+LNIEhnIU0J2km+7LTNA0uDKn66i4PLCbXodl5gi1MuFOsfRdiZW92h79xcV2QZiclTlFCYFA0kPt6O6fpXjX2dR+vbIh+VkbPbMhcai9kKT4RY3VAifCjIAPFLVMJaVvwB9C6pmM+xdRzH6iJou+BXjjS1M6MX+dl3blbbSSC3HTAKqU8BWJ7upPw== X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230022)(4636009)(396003)(376002)(346002)(39860400002)(136003)(451199015)(36840700001)(40470700004)(46966006)(426003)(47076005)(8936002)(107886003)(6666004)(40480700001)(5660300002)(83380400001)(186003)(16526019)(41300700001)(55016003)(6286002)(26005)(336012)(2906002)(82310400005)(316002)(36860700001)(40460700003)(478600001)(82740400003)(7696005)(6636002)(54906003)(36756003)(86362001)(356005)(1076003)(70206006)(2616005)(70586007)(7636003)(4326008)(110136005)(8676002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Dec 2022 15:09:18.2593 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e9b38a6e-1292-4e25-0ce3-08dae109d5cb X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT033.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA0PR12MB7553 X-Mailman-Approved-At: Wed, 21 Dec 2022 11:17:53 +0100 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Yevgeny Kliteynik Removing macros for wrong capability checks. Signed-off-by: Yevgeny Kliteynik Reviewed-by: Alex Vesker --- drivers/common/mlx5/mlx5_prm.h | 6 ------ 1 file changed, 6 deletions(-) diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 19c00ad913..3d9d69d9cf 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1332,12 +1332,6 @@ enum { (1ULL << MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT) #define MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD \ (1ULL << MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD) -#define MLX5_GENERAL_OBJ_TYPES_CAP_RTC \ - (1ULL << MLX5_GENERAL_OBJ_TYPE_RTC) -#define MLX5_GENERAL_OBJ_TYPES_CAP_STC \ - (1ULL << MLX5_GENERAL_OBJ_TYPE_STC) -#define MLX5_GENERAL_OBJ_TYPES_CAP_STE \ - (1ULL << MLX5_GENERAL_OBJ_TYPE_STE) #define MLX5_GENERAL_OBJ_TYPES_CAP_DEFINER \ (1ULL << MLX5_GENERAL_OBJ_TYPE_DEFINER) #define MLX5_GENERAL_OBJ_TYPES_CAP_DEK \ -- 2.18.2