From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 41301A00C5; Mon, 19 Dec 2022 09:25:47 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4E55C42D17; Mon, 19 Dec 2022 09:25:26 +0100 (CET) Received: from NAM02-DM3-obe.outbound.protection.outlook.com (mail-dm3nam02on2043.outbound.protection.outlook.com [40.107.95.43]) by mails.dpdk.org (Postfix) with ESMTP id CB98642D2B for ; Mon, 19 Dec 2022 09:25:24 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eb+j9Zsr2sL5SjjVhVzUFd2TBNF+sb1oAhc+QT5eyUq2AHGkibpMN+9mjmceDd1KzAleabIlzvJT7w2OVBBhj030T4bV3qDdhewvxkuZ4e4Mzhu5QFGuCffh/BLC2u47waSwzSrX0lThGv0A8ZgzyYYPZpTTq/iHmATaPK7u0tzNWiH5qgUbQOrh/FSCziwKLEm7TSvpTaRb4p596sHBy0dTYYiyw6X7vhftD7wNdtDwGZB42I5OyMJ0GsOp9a4a8gR7BXjYletFvmatLn8a46TKYHEkL6HTTMIrIgezmkQCsuGHgGJE5cWHfeG0brMypQZQdO9ffB94/y0fgzn+4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6GAe8Xo+Ce6pLDQvm/s1wiVNVMrji45iMHEttp2edV0=; b=lMlU1ctC77FhPHM36VqNKsLs0YOstnmknMGPKSMlPNZWcfxF9ibMdA7mEWRdU3X5kNKrdt2FbCAHXt0ehWCv64TnhCFoLRN857azgbaq2pTzFosHjdk6t8ISSZ2ovp6kJeXXEDRwZHRaxRFvXNEqacnPpjGCzGDiIm4RMMhnMDemqAGCcw5sY8sZsswNnMJjkPqd3QbEiFvOndASeGt8qCCLoQMLcx48PvT4FYiJn/vIXo3vXpWMlMaIJBOM/cWkoKiBBj2EZ+i+g9c8e0zyvNKglfxjaEMRBlkU3fuaao5hXyyQmTSYMjjZm/OovoCNE+b7MBekLwFAMHqusF3t7A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6GAe8Xo+Ce6pLDQvm/s1wiVNVMrji45iMHEttp2edV0=; b=Zi1D65dHeGJbotGR+W1vexctNkkjKKQlyq6Hz3r8ONUxg2L0RpfSlINKjc4cOPSFukKk5g7c1xkJ0vAsCCTqW4kn2Q5MzGLxqaah+0h8LZtoS2R970lhvmQuiTK0WWG1UmM8498JqZdZYSptnQUx7teY5lhWup0xo1KWf+9X3HPVBWLwztUTNEnQ2tRVwhhD3OInsbOt4BfPakxkRCfeeMp2CuwKV50DfRcks3NNX4eWz54nlXmP66ERMpx1VDe4OjkNfzhlxeNXauSh1WXf9s4acDH8/YLg0UJZ8JtoCftI9LEFMjj6vkKXW9aYK/jMlMK8Rk2UdtSKnWx3fcxRuA== Received: from BN9PR03CA0967.namprd03.prod.outlook.com (2603:10b6:408:109::12) by PH7PR12MB6657.namprd12.prod.outlook.com (2603:10b6:510:212::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5880.21; Mon, 19 Dec 2022 08:25:23 +0000 Received: from BN8NAM11FT017.eop-nam11.prod.protection.outlook.com (2603:10b6:408:109:cafe::b7) by BN9PR03CA0967.outlook.office365.com (2603:10b6:408:109::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5924.20 via Frontend Transport; Mon, 19 Dec 2022 08:25:23 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by BN8NAM11FT017.mail.protection.outlook.com (10.13.177.93) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5924.16 via Frontend Transport; Mon, 19 Dec 2022 08:25:22 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 19 Dec 2022 00:25:06 -0800 Received: from nvidia.com (10.126.230.37) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 19 Dec 2022 00:25:04 -0800 From: Erez Shitrit To: , , , , Matan Azrad CC: , Yevgeny Kliteynik Subject: [PATCH V1 07/11] net/mlx5/hws: added command to create alias objects Date: Mon, 19 Dec 2022 10:24:12 +0200 Message-ID: <20221219082416.2223812-8-erezsh@nvidia.com> X-Mailer: git-send-email 2.18.2 In-Reply-To: <20221219082416.2223812-1-erezsh@nvidia.com> References: <20221219082416.2223812-1-erezsh@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.126.230.37] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT017:EE_|PH7PR12MB6657:EE_ X-MS-Office365-Filtering-Correlation-Id: 57e569eb-411c-4933-5ef7-08dae19a929f X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 2UgmqgOl1fv1ymLLJYCk1uIsH+PdBiHhnIYPsG9O5D6NEtNib+TnA5Fy3mQ0dw+3JX7ZuIzBChCR7GaJXSwAlixMfIlk59SoB2ji5FVOAM4PuPfSsY7eG4EzoZjOSqh4rzeb+j3RE+RPUMxqJ0cxfjQMyFIgu6D98sMirO4pe+k0RMPKoZzjoE9nOEHtdT2kTU6ZgEwVkoUdrK/dnlnJ1PT0ksEhJTcklO/9mXz14IdbgTY1n+dTAiqsGlstGgH8hYSmGGQe29V91/7XOYqws/OpE/QLBgBq0C6EG/5TTg3/WKMS6Sug8nCQnvLXXWQP/9mebMimy9cNtYgIae9i8pomplr5mNJfJx4ThxIAXf44hYPBTVguI5m3F1woFuZkKxnXklMVy6JANJ/VY2JXqv+HY8KP/IfMJFcavUMw1AAjW2o/zK3VStfhtPOUFep09MhqdUi9f0SBtU08trbNQqQNiJLqOyptcXd8IWcgx7jFNM+wMjeLMJs7BpERsQZjnbzcMCYJAnhnDOEufiNWRx63/PiIgJJz/omwZdFH+IKGpyr9GcPPdXC+40wGbJU9iKTNeLcXhy088XxkiaVIZaNvkfvL3FB2kg0gxHgrOoSVL4Jo8U4UYuXQrByCvluk7QtnYKaloV9ly4rPPoRxL3V42ixxlt7pz/Knp0bnAb9m5AnZVA5f0BqrE+0LYKIBzrz4MIczYHht7fC3xTqZBQ== X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230022)(4636009)(39860400002)(136003)(376002)(346002)(396003)(451199015)(46966006)(40470700004)(36840700001)(2906002)(2616005)(6666004)(26005)(54906003)(82310400005)(16526019)(186003)(6286002)(36756003)(36860700001)(107886003)(4326008)(1076003)(8676002)(7696005)(70586007)(5660300002)(356005)(8936002)(55016003)(86362001)(7636003)(47076005)(336012)(41300700001)(426003)(82740400003)(83380400001)(6636002)(40480700001)(316002)(70206006)(40460700003)(110136005)(478600001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Dec 2022 08:25:22.5290 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 57e569eb-411c-4933-5ef7-08dae19a929f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT017.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB6657 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Yevgeny Kliteynik Added support for a command that can create alias objects - objects that are accessed across VHCA. Signed-off-by: Yevgeny Kliteynik Reviewed-by: Alex Vesker --- drivers/common/mlx5/mlx5_prm.h | 23 ++++++++++++++-- drivers/net/mlx5/hws/mlx5dr_cmd.c | 44 +++++++++++++++++++++++++++++++ drivers/net/mlx5/hws/mlx5dr_cmd.h | 11 ++++++++ 3 files changed, 76 insertions(+), 2 deletions(-) diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 9d36645949..fd1ad55f1f 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -3135,9 +3135,10 @@ struct mlx5_ifc_general_obj_in_cmd_hdr_bits { u8 obj_id[0x20]; union { struct { - u8 reserved_at_60[0x3]; + u8 alias_object[0x1]; + u8 reserved_at_61[0x2]; u8 log_obj_range[0x5]; - u8 reserved_at_58[0x18]; + u8 reserved_at_68[0x18]; }; u8 obj_offset[0x20]; }; @@ -3234,6 +3235,19 @@ struct mlx5_ifc_rtc_bits { u8 reserved_at_180[0x280]; }; +struct mlx5_ifc_alias_context_bits { + u8 vhca_id_to_be_accessed[0x10]; + u8 reserved_at_10[0xd]; + u8 status[0x3]; + u8 object_id_to_be_accessed[0x20]; + u8 reserved_at_40[0x40]; + union { + u8 access_key_raw[0x100]; + u8 access_key[8][0x20]; + }; + u8 metadata[0x80]; +}; + enum mlx5_ifc_stc_action_type { MLX5_IFC_STC_ACTION_TYPE_NOP = 0x00, MLX5_IFC_STC_ACTION_TYPE_COPY = 0x05, @@ -3478,6 +3492,11 @@ struct mlx5_ifc_create_header_modify_pattern_in_bits { struct mlx5_ifc_header_modify_pattern_in_bits pattern; }; +struct mlx5_ifc_create_alias_obj_in_bits { + struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; + struct mlx5_ifc_alias_context_bits alias_ctx; +}; + enum { MLX5_CRYPTO_KEY_SIZE_128b = 0x0, MLX5_CRYPTO_KEY_SIZE_256b = 0x1, diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.c b/drivers/net/mlx5/hws/mlx5dr_cmd.c index b120be2d88..9b9f70c933 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.c +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.c @@ -744,6 +744,50 @@ int mlx5dr_cmd_allow_other_vhca_access(struct ibv_context *ctx, return 0; } +struct mlx5dr_devx_obj * +mlx5dr_cmd_alias_obj_create(struct ibv_context *ctx, + struct mlx5dr_cmd_alias_obj_create_attr *alias_attr) +{ + uint32_t out[MLX5_ST_SZ_DW(general_obj_out_cmd_hdr)] = {0}; + uint32_t in[MLX5_ST_SZ_DW(create_alias_obj_in)] = {0}; + struct mlx5dr_devx_obj *devx_obj; + void *attr; + void *key; + + devx_obj = simple_malloc(sizeof(*devx_obj)); + if (!devx_obj) { + DR_LOG(ERR, "Failed to allocate memory for ALIAS general object"); + rte_errno = ENOMEM; + return NULL; + } + + attr = MLX5_ADDR_OF(create_alias_obj_in, in, hdr); + MLX5_SET(general_obj_in_cmd_hdr, + attr, opcode, MLX5_CMD_OP_CREATE_GENERAL_OBJECT); + MLX5_SET(general_obj_in_cmd_hdr, + attr, obj_type, alias_attr->obj_type); + MLX5_SET(general_obj_in_cmd_hdr, attr, alias_object, 1); + + attr = MLX5_ADDR_OF(create_alias_obj_in, in, alias_ctx); + MLX5_SET(alias_context, attr, vhca_id_to_be_accessed, alias_attr->vhca_id); + MLX5_SET(alias_context, attr, object_id_to_be_accessed, alias_attr->obj_id); + + key = MLX5_ADDR_OF(alias_context, attr, access_key); + memcpy(key, alias_attr->access_key, sizeof(alias_attr->access_key)); + + devx_obj->obj = mlx5_glue->devx_obj_create(ctx, in, sizeof(in), out, sizeof(out)); + if (!devx_obj->obj) { + DR_LOG(ERR, "Failed to create ALIAS OBJ"); + simple_free(devx_obj); + rte_errno = errno; + return NULL; + } + + devx_obj->id = MLX5_GET(general_obj_out_cmd_hdr, out, obj_id); + + return devx_obj; +} + int mlx5dr_cmd_query_caps(struct ibv_context *ctx, struct mlx5dr_cmd_query_caps *caps) { diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.h b/drivers/net/mlx5/hws/mlx5dr_cmd.h index ea6ced9d27..824ca5e846 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.h +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.h @@ -46,6 +46,13 @@ struct mlx5dr_cmd_rtc_create_attr { bool is_jumbo; }; +struct mlx5dr_cmd_alias_obj_create_attr { + uint32_t obj_id; + uint16_t vhca_id; + uint16_t obj_type; + uint8_t access_key[32]; +}; + struct mlx5dr_cmd_stc_create_attr { uint8_t log_obj_range; uint8_t table_type; @@ -217,6 +224,10 @@ mlx5dr_cmd_header_modify_pattern_create(struct ibv_context *ctx, uint32_t pattern_length, uint8_t *actions); +struct mlx5dr_devx_obj * +mlx5dr_cmd_alias_obj_create(struct ibv_context *ctx, + struct mlx5dr_cmd_alias_obj_create_attr *alias_attr); + int mlx5dr_cmd_sq_modify_rdy(struct mlx5dr_devx_obj *devx_obj); int mlx5dr_cmd_query_ib_port(struct ibv_context *ctx, -- 2.18.2