From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8C88841F67; Mon, 10 Jun 2024 10:51:07 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4AAF740647; Mon, 10 Jun 2024 10:51:06 +0200 (CEST) Received: from NAM04-MW2-obe.outbound.protection.outlook.com (mail-mw2nam04on2089.outbound.protection.outlook.com [40.107.101.89]) by mails.dpdk.org (Postfix) with ESMTP id 10B82402CE for ; Mon, 10 Jun 2024 10:51:05 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=T0X8ZdLJCeJtzxRGQYKOIGEJhIixZuzd4U6Fc1s03xc3vOopR41tZVTzBM+vqsx6ul9Y5+w0yHVPxL014GyqIv+Jd8fjEZu3/yBlSjaSHoPIhq6HEZZLndoI1swSg5XgYlTZYxCMXGUAiyy/+axmA+0l+L8Cn2eIuiGZHbwbngVVTcaX2iILk38tBgBu2GHAhj+k/ZUhCLH3fw0styCfsueTsrByJA3bYEwYlwrHrNk6pAJs1AtFLDqOdF2HJNkjEcaLVNFW3JwCRLzwv0C85lUOsZEqlT/skiY0JvltP9xifDUmVPeSOxqicMx94VofU56sMcoR+dRNSuYWeNxA/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QPgL/L/h6wUBrH0YurvdIPRVOVY4EBrK3UMPjo9veQU=; b=Jl4fQBKY6OoRm56UlZrs2KDcugssuHkngVsfyaN8x36I78xaeVhSgjC0S6/2s/L3JKfz4b3Su4xgLa87hO9HbTAVfqEQ0SvJr9pweTntX5xVC7zFgrSrXBvNwvRD4jAAAob1z9jZrPbjTy14tfSe35K4N3OnYs/THRTeF5emwrtgMGyhlDEChfbOuKApqZoIYmYEcsLDkSf0fXkoA9i+dqR+Xdtp+wRi6+bg0ZwhYLvi6/xDk2A9FnB0uAqIB7kHxPysAA3I0P9w2lYA2ixG1F1lXAaG4r36sFHUAfCdD/N8fxFP32zPNK4o0srSCQgbKFdkg1sg8gx0VLm4hMfaSQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QPgL/L/h6wUBrH0YurvdIPRVOVY4EBrK3UMPjo9veQU=; b=DFRyAIMDKB8G6iqligoDjk9gmpPbk+W1L1sWPnRv4LmfuM6aqf56xwjwttylkxh/lvcGOm64TBnVG+zLIV99JVPP4rwVwyxM1IJ8lhjuoDbV3F3S2H3ESeYD+9ev9HtppvOU/+LxVNgM60MyvJQahtXVmlEW0wMv2ABHgLJnBwFpmMgDC7TDo0a65S16MeJfVAT69b9lsaXYisRruY33bPxTUNAaKD4Y29W/5lYp8lLAqVk44yZUbYsh47DWmcn9ZXNfpIRMzWULvPh/JKAf1/JaqnqiJE1yfM58uDZKMRHFneRmZOMV5JSR08SyJQep7hAYOmcH5vUA5graHL1ERA== Received: from DS7PR03CA0108.namprd03.prod.outlook.com (2603:10b6:5:3b7::23) by SA1PR12MB6823.namprd12.prod.outlook.com (2603:10b6:806:25e::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.36; Mon, 10 Jun 2024 08:51:01 +0000 Received: from DS1PEPF00017091.namprd03.prod.outlook.com (2603:10b6:5:3b7:cafe::c0) by DS7PR03CA0108.outlook.office365.com (2603:10b6:5:3b7::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7656.24 via Frontend Transport; Mon, 10 Jun 2024 08:51:01 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DS1PEPF00017091.mail.protection.outlook.com (10.167.17.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7677.15 via Frontend Transport; Mon, 10 Jun 2024 08:51:01 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 10 Jun 2024 01:50:51 -0700 Received: from rnnvmail201.nvidia.com (10.129.68.8) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 10 Jun 2024 01:50:50 -0700 Received: from nvidia.com (10.127.8.14) by mail.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4 via Frontend Transport; Mon, 10 Jun 2024 01:50:48 -0700 From: Maayan Kashani To: CC: , , , Gregory Etelson , Viacheslav Ovsiienko , Ori Kam , Suanming Mou , Matan Azrad Subject: [PATCH v5 1/6] net/mlx5: update NTA rule pattern and actions flags Date: Mon, 10 Jun 2024 11:50:34 +0300 Message-ID: <20240610085039.146356-1-mkashani@nvidia.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20240606101214.172057-1-mkashani@nvidia.com> References: <20240606101214.172057-1-mkashani@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS1PEPF00017091:EE_|SA1PR12MB6823:EE_ X-MS-Office365-Filtering-Correlation-Id: 3bd336c9-6496-4009-29cc-08dc892a7465 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230031|376005|36860700004|1800799015|82310400017; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?chkr2QKmczqilkQ3NJdJ6IrR9d6ri0zpZMK/M2bpCPGqnqacVwR6HLLItGl5?= =?us-ascii?Q?xOLABKOVcrYbBhpWDLJPSBE2u/TxT7AKuA4vhOidFLrq/xqZn2YarphUIPlE?= =?us-ascii?Q?WNHHkr4ADrZktnz2A8N2QJwdCmjHUqPeI7dlP8BoArCslblmT/EzD5Fb4n2w?= =?us-ascii?Q?OMPiIzIsTMgbBDMMOwI9NSMKVswH6iW5L9+zHAzp7ifaYViRvf6A3BscoxM4?= =?us-ascii?Q?vQfRcy1pbLj1DfWsn9iYgyvfAh09LYbBUXuOrW9lCrv3vk3zWh6XgteUrz/H?= =?us-ascii?Q?uUQhZU4mVohR8dEP9VKYUIj8MXiLjp6+wC5wdbg3hoZFdHzM07QOoiMNUKPY?= =?us-ascii?Q?+g0U/Y3Gu2ufAGnmDtntnJGIr0wirmeLAsiSyxat4JjJHcJ7koqhl2g/pLUK?= =?us-ascii?Q?bV6d8+Cz5IscbHnV7evJs7z7mHVIJ7lhi2ulHyHlFiq/J6n/lwaqRh0kyROO?= =?us-ascii?Q?8t+m6vk+xalG7PN0AmdNEz2rIkU5ki3i6HssEqBJ1T7f7tk5/VlXv34Zk4ni?= =?us-ascii?Q?8E7iD2sQVBc5uti7KS4Cf9+o97pOde+tKtA4Z23tpRiKn7d3+TSeD/M96vSL?= =?us-ascii?Q?FTuyeEPnwAtmQoJUD0o3op5QNzlV+y4m5r3wG/j/fOyR5hK8qKZ3V/ycpG4i?= =?us-ascii?Q?C7rnOlGAIX5KGwg5lYxa0JHd9oWGAyeecAsGFx37datvkJl9hgb2RHn6hqTo?= =?us-ascii?Q?AJA6dZK3P8/QV/cD2vcRiICqTgGkdhJXxRoHLtGrxBVSp6bOnH5RUjAcL7Ao?= =?us-ascii?Q?NsefKM7+2c2ktfB7QzQ5QwazVV5Mk4MMWpGkVtriaNJBJ7EKptrfIaTfbRwM?= =?us-ascii?Q?f4ZwLm4vIv+0cWLgYh2IghzCYEFF6+sBQDeTL0HOUg0f9IiNXekvLQjxMmhz?= =?us-ascii?Q?TE1dheHbNvx8fjwcvOzUM3oj05R6yNfZgpynOxb8NJeLoZgQebMWYk45cKtb?= =?us-ascii?Q?0bSkLmSIOhR+PQ6W5jhj8a1ZcRkIzlxA4HYto1a0L74RJPL+ACB3GtBkxPVp?= =?us-ascii?Q?cAhnYxGTonwAIIKON6WTaWsfej0yEhnoNR1oZKZmzZG7rJ8aO6YHtSiDnSV8?= =?us-ascii?Q?A6VxTjQEWF+FgwcRqEM8NaGaoyu5FZ/fgu0CfDoQmA9cWC2P9BaRo1wklROw?= =?us-ascii?Q?TtBxc8go5YK5Rt9kDCQj2vVQmhjIkUEy7GDUTB7NKexyDZgF38DOJnC7m7wS?= =?us-ascii?Q?GggErVkcRTj9Enhysyi5BV13KU8GaM0EWaIVOpQSUHPdmVoBsqzYGQbYp4IF?= =?us-ascii?Q?Ee6OIgQYf04Y78/0FLT90mtVOnE/HkwbWtgW7ITDx5jewXMWTopwVAqEjyTv?= =?us-ascii?Q?ESjx3V1Ve1jrjPP+jTBHqY/NAjZLkQMk4Njs8S2debemgV6xPIONYVMEe31z?= =?us-ascii?Q?3EFpNcNGwNZpQhgTk2dPiFym46WQ0D6qXBj7qAfmfl9IVMu+vw=3D=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230031)(376005)(36860700004)(1800799015)(82310400017); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Jun 2024 08:51:01.2623 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3bd336c9-6496-4009-29cc-08dc892a7465 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS1PEPF00017091.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR12MB6823 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Gregory Etelson Move pattern flags bitmap to flow_hw_list_create. Create actions flags bitmap in flow_hw_list_create. PMD uses pattern and actions bitmaps for direct queries instead of iterating arrays. Signed-off-by: Gregory Etelson Acked-by: Dariusz Sosnowski --- drivers/net/mlx5/mlx5_flow_hw.c | 220 +++++++++++++++++++++++++++++--- 1 file changed, 199 insertions(+), 21 deletions(-) diff --git a/drivers/net/mlx5/mlx5_flow_hw.c b/drivers/net/mlx5/mlx5_flow_hw.c index 4461e9d55af..dd7d1fe8a28 100644 --- a/drivers/net/mlx5/mlx5_flow_hw.c +++ b/drivers/net/mlx5/mlx5_flow_hw.c @@ -510,6 +510,184 @@ flow_hw_hashfields_set(struct mlx5_flow_rss_desc *rss_desc, *hash_fields = fields; } +/** + * Generate the matching pattern item flags. + * + * @param[in] items + * Pointer to the list of items. + * + * @return + * Matching item flags. RSS hash field function + * silently ignores the flags which are unsupported. + */ +static uint64_t +flow_hw_matching_item_flags_get(const struct rte_flow_item items[]) +{ + uint64_t item_flags = 0; + uint64_t last_item = 0; + + for (; items->type != RTE_FLOW_ITEM_TYPE_END; items++) { + int tunnel = !!(item_flags & MLX5_FLOW_LAYER_TUNNEL); + int item_type = items->type; + + switch (item_type) { + case RTE_FLOW_ITEM_TYPE_IPV4: + last_item = tunnel ? MLX5_FLOW_LAYER_INNER_L3_IPV4 : + MLX5_FLOW_LAYER_OUTER_L3_IPV4; + break; + case RTE_FLOW_ITEM_TYPE_IPV6: + last_item = tunnel ? MLX5_FLOW_LAYER_INNER_L3_IPV6 : + MLX5_FLOW_LAYER_OUTER_L3_IPV6; + break; + case RTE_FLOW_ITEM_TYPE_TCP: + last_item = tunnel ? MLX5_FLOW_LAYER_INNER_L4_TCP : + MLX5_FLOW_LAYER_OUTER_L4_TCP; + break; + case RTE_FLOW_ITEM_TYPE_UDP: + last_item = tunnel ? MLX5_FLOW_LAYER_INNER_L4_UDP : + MLX5_FLOW_LAYER_OUTER_L4_UDP; + break; + case RTE_FLOW_ITEM_TYPE_IPV6_ROUTING_EXT: + last_item = tunnel ? MLX5_FLOW_ITEM_INNER_IPV6_ROUTING_EXT : + MLX5_FLOW_ITEM_OUTER_IPV6_ROUTING_EXT; + break; + case RTE_FLOW_ITEM_TYPE_GRE: + last_item = MLX5_FLOW_LAYER_GRE; + break; + case RTE_FLOW_ITEM_TYPE_NVGRE: + last_item = MLX5_FLOW_LAYER_GRE; + break; + case RTE_FLOW_ITEM_TYPE_VXLAN: + last_item = MLX5_FLOW_LAYER_VXLAN; + break; + case RTE_FLOW_ITEM_TYPE_VXLAN_GPE: + last_item = MLX5_FLOW_LAYER_VXLAN_GPE; + break; + case RTE_FLOW_ITEM_TYPE_GENEVE: + last_item = MLX5_FLOW_LAYER_GENEVE; + break; + case RTE_FLOW_ITEM_TYPE_MPLS: + last_item = MLX5_FLOW_LAYER_MPLS; + break; + case RTE_FLOW_ITEM_TYPE_GTP: + last_item = MLX5_FLOW_LAYER_GTP; + break; + case RTE_FLOW_ITEM_TYPE_COMPARE: + last_item = MLX5_FLOW_ITEM_COMPARE; + break; + default: + break; + } + item_flags |= last_item; + } + return item_flags; +} + +static uint64_t +flow_hw_action_flags_get(const struct rte_flow_action actions[], + struct rte_flow_error *error) +{ + uint64_t action_flags = 0; + const struct rte_flow_action *action; + + for (action = actions; action->type != RTE_FLOW_ACTION_TYPE_END; action++) { + int type = (int)action->type; + switch (type) { + case RTE_FLOW_ACTION_TYPE_INDIRECT: + switch (MLX5_INDIRECT_ACTION_TYPE_GET(action->conf)) { + case MLX5_INDIRECT_ACTION_TYPE_RSS: + goto rss; + case MLX5_INDIRECT_ACTION_TYPE_AGE: + goto age; + case MLX5_INDIRECT_ACTION_TYPE_COUNT: + goto count; + case MLX5_INDIRECT_ACTION_TYPE_CT: + goto ct; + case MLX5_INDIRECT_ACTION_TYPE_METER_MARK: + goto meter; + default: + goto error; + } + break; + case RTE_FLOW_ACTION_TYPE_DROP: + action_flags |= MLX5_FLOW_ACTION_DROP; + break; + case RTE_FLOW_ACTION_TYPE_MARK: + action_flags |= MLX5_FLOW_ACTION_MARK; + break; + case RTE_FLOW_ACTION_TYPE_OF_PUSH_VLAN: + action_flags |= MLX5_FLOW_ACTION_OF_PUSH_VLAN; + break; + case RTE_FLOW_ACTION_TYPE_OF_POP_VLAN: + action_flags |= MLX5_FLOW_ACTION_OF_POP_VLAN; + break; + case RTE_FLOW_ACTION_TYPE_JUMP: + action_flags |= MLX5_FLOW_ACTION_JUMP; + break; + case RTE_FLOW_ACTION_TYPE_QUEUE: + action_flags |= MLX5_FLOW_ACTION_QUEUE; + break; + case RTE_FLOW_ACTION_TYPE_RSS: +rss: + action_flags |= MLX5_FLOW_ACTION_RSS; + break; + case RTE_FLOW_ACTION_TYPE_VXLAN_ENCAP: + case RTE_FLOW_ACTION_TYPE_NVGRE_ENCAP: + action_flags |= MLX5_FLOW_ACTION_ENCAP; + break; + case RTE_FLOW_ACTION_TYPE_RAW_ENCAP: + action_flags |= MLX5_FLOW_ACTION_ENCAP; + break; + case RTE_FLOW_ACTION_TYPE_VXLAN_DECAP: + case RTE_FLOW_ACTION_TYPE_NVGRE_DECAP: + action_flags |= MLX5_FLOW_ACTION_DECAP; + break; + case RTE_FLOW_ACTION_TYPE_RAW_DECAP: + action_flags |= MLX5_FLOW_ACTION_DECAP; + break; + case RTE_FLOW_ACTION_TYPE_SEND_TO_KERNEL: + action_flags |= MLX5_FLOW_ACTION_SEND_TO_KERNEL; + break; + case RTE_FLOW_ACTION_TYPE_MODIFY_FIELD: + action_flags |= MLX5_FLOW_ACTION_MODIFY_FIELD; + break; + case RTE_FLOW_ACTION_TYPE_PORT_ID: + case RTE_FLOW_ACTION_TYPE_REPRESENTED_PORT: + action_flags |= MLX5_FLOW_ACTION_PORT_ID; + break; + case RTE_FLOW_ACTION_TYPE_AGE: +age: + action_flags |= MLX5_FLOW_ACTION_AGE; + break; + case RTE_FLOW_ACTION_TYPE_COUNT: +count: + action_flags |= MLX5_FLOW_ACTION_COUNT; + break; + case RTE_FLOW_ACTION_TYPE_CONNTRACK: +ct: + action_flags |= MLX5_FLOW_ACTION_CT; + break; + case RTE_FLOW_ACTION_TYPE_METER_MARK: +meter: + action_flags |= MLX5_FLOW_ACTION_METER; + break; + case MLX5_RTE_FLOW_ACTION_TYPE_DEFAULT_MISS: + action_flags |= MLX5_FLOW_ACTION_DEFAULT_MISS; + break; + case RTE_FLOW_ACTION_TYPE_VOID: + case RTE_FLOW_ACTION_TYPE_END: + break; + default: + goto error; + } + } + return action_flags; +error: + rte_flow_error_set(error, EINVAL, RTE_FLOW_ERROR_TYPE_ACTION, + action, "invalid flow action"); + return 0; +} + /** * Register destination table DR jump action. * @@ -12931,21 +13109,20 @@ flow_hw_encap_decap_resource_register static int flow_hw_translate_flow_actions(struct rte_eth_dev *dev, - const struct rte_flow_attr *attr, - const struct rte_flow_action actions[], - struct rte_flow_hw *flow, - struct mlx5_flow_hw_action_params *ap, - struct mlx5_hw_actions *hw_acts, - uint64_t item_flags, - bool external, - struct rte_flow_error *error) + const struct rte_flow_attr *attr, + const struct rte_flow_action actions[], + struct rte_flow_hw *flow, + struct mlx5_flow_hw_action_params *ap, + struct mlx5_hw_actions *hw_acts, + uint64_t item_flags, uint64_t action_flags, + bool external, + struct rte_flow_error *error) { int ret = 0; uint32_t src_group = 0; enum mlx5dr_table_type table_type; struct rte_flow_template_table *table = NULL; struct mlx5_flow_group grp; - uint64_t action_flags = 0; struct rte_flow_actions_template *at = NULL; struct rte_flow_actions_template_attr template_attr = { .egress = attr->egress, @@ -13223,14 +13400,13 @@ static int flow_hw_apply(struct rte_eth_dev *dev __rte_unused, * @return * 0 on success, negative errno value otherwise and rte_errno set. */ -static int flow_hw_create_flow(struct rte_eth_dev *dev, - enum mlx5_flow_type type, - const struct rte_flow_attr *attr, - const struct rte_flow_item items[], - const struct rte_flow_action actions[], - bool external, - struct rte_flow_hw **flow, - struct rte_flow_error *error) +static int +flow_hw_create_flow(struct rte_eth_dev *dev, enum mlx5_flow_type type, + const struct rte_flow_attr *attr, + const struct rte_flow_item items[], + const struct rte_flow_action actions[], + uint64_t item_flags, uint64_t action_flags, bool external, + struct rte_flow_hw **flow, struct rte_flow_error *error) { int ret; struct mlx5_hw_actions hw_act; @@ -13260,8 +13436,6 @@ static int flow_hw_create_flow(struct rte_eth_dev *dev, .tbl_type = 0, }; - uint64_t item_flags = 0; - memset(&hw_act, 0, sizeof(hw_act)); if (attr->transfer) tbl_type = MLX5DR_TABLE_TYPE_FDB; @@ -13302,7 +13476,7 @@ static int flow_hw_create_flow(struct rte_eth_dev *dev, /* Note: the actions should be saved in the sub-flow rule itself for reference. */ ret = flow_hw_translate_flow_actions(dev, attr, actions, *flow, &ap, &hw_act, - item_flags, external, error); + item_flags, action_flags, external, error); if (ret) goto error; @@ -13440,11 +13614,15 @@ static uintptr_t flow_hw_list_create(struct rte_eth_dev *dev, { int ret; struct rte_flow_hw *flow = NULL; + uint64_t item_flags = flow_hw_matching_item_flags_get(items); + uint64_t action_flags = flow_hw_action_flags_get(actions, error); /*TODO: Handle split/expand to num_flows. */ /* Create single flow. */ - ret = flow_hw_create_flow(dev, type, attr, items, actions, external, &flow, error); + ret = flow_hw_create_flow(dev, type, attr, items, actions, + item_flags, action_flags, + external, &flow, error); if (ret) goto free; if (flow) -- 2.21.0