From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C2C1845954; Tue, 10 Sep 2024 10:41:37 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6C62F427C8; Tue, 10 Sep 2024 10:41:18 +0200 (CEST) Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2043.outbound.protection.outlook.com [40.107.249.43]) by mails.dpdk.org (Postfix) with ESMTP id 8AE98427BD for ; Tue, 10 Sep 2024 10:41:15 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NzzANcNWt9GG9yirgej7tzI6taBkdieEZSGLRoV5048Mjkk8ucvvGGQa6poUXgY3YMJgqohpkOXP+pp/DP5B0VR96KM0YrUaE+s3D4lULf2uJZVajJWwwkmbEA4BndDb3X3RsW/j4skpRQtw1yczU9J8leEAPvE2gU+AwshG/M7tf2CxxGFJ5h+x2glqpIyXEJBGx3IaOTGBZlNESssVLVpKfotVHCzwdeF2NZxkNQUkbBo7I6T1+JoBLKOxWw+1N0YdTYzQA018jS1aM1xyCaj9W0g0b28JzS5GebXDbIGhxppRbLqnyPlSi/k00F82w5N7h9rL6wZdRHvl+mClAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5UKgQdVaciDeShGgGbM6oo5b5b9ozFm128R5ONKGWa0=; b=vaLtCtIHUc+iEispGhO/Tdph67Ew7QflDNDUUNWUvyJITNbBcUAoG7Zc70aFJQMOHi7awnGewbV4n23cNbiqJWWSDuMHgTxwwFFjNBI+ZVvGyG86JxMlOCATqrc5hguu5nnQ0mHa1lANiNlxwAzDo0Zf0RH4yCqoXbds345DEbtOrBO6kybnFsSWRnrwqN15tP9gFmllNWhK6JiuXrVDIHoezkFXLwFVi88/qz7a0HkALFQH/pfdXTQHh0HzVl9xPq6bT49JBAmQJJHOiKezWdM+a4FIuG20OxRTNubP7IOTWTKLFl/DiD4m3s8/hCaqbZ5YBYHUpxShm/En8Xx5PA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 192.176.1.74) smtp.rcpttodomain=dpdk.org smtp.mailfrom=ericsson.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=ericsson.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ericsson.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5UKgQdVaciDeShGgGbM6oo5b5b9ozFm128R5ONKGWa0=; b=CCwtYJ+LT8lfgs+olOUpiWf5YGKsmmPrBjAXQWPI9egCrhH3CqbBLjyIbr5o5qjoioPd13/a3ZzyEK+8JQOupQR9yY8wroi9HkofjTnGugxlxlbThQDsBVpXtCz5TB9jVn3B8IN8lpOEv5EaiIaSFv1djbHGpfHMfe/8ZQRwNcYAlVOrDzA0cNyrQ7P9dl8tTyP6wGa67rl4u2vBXeNG6nxx6oexD7W7r4qFg6UEA/S4R8q4jtTIsyjYk+UlR5cTD82ORe6DYUOdpH8V6DrFMmtut/Rk/OMJx5+8lQN6SKme2Cf+CUvoBMEkEbMrFdYMCvo0NhohujHOOgHd0A2Wdw== Received: from DUZPR01CA0018.eurprd01.prod.exchangelabs.com (2603:10a6:10:46b::6) by AS2PR07MB9121.eurprd07.prod.outlook.com (2603:10a6:20b:558::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7939.23; Tue, 10 Sep 2024 08:41:10 +0000 Received: from DU6PEPF0000A7E3.eurprd02.prod.outlook.com (2603:10a6:10:46b:cafe::34) by DUZPR01CA0018.outlook.office365.com (2603:10a6:10:46b::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7939.24 via Frontend Transport; Tue, 10 Sep 2024 08:41:09 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 192.176.1.74) smtp.mailfrom=ericsson.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ericsson.com; Received-SPF: Pass (protection.outlook.com: domain of ericsson.com designates 192.176.1.74 as permitted sender) receiver=protection.outlook.com; client-ip=192.176.1.74; helo=oa.msg.ericsson.com; pr=C Received: from oa.msg.ericsson.com (192.176.1.74) by DU6PEPF0000A7E3.mail.protection.outlook.com (10.167.8.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7918.13 via Frontend Transport; Tue, 10 Sep 2024 08:41:09 +0000 Received: from seliicinfr00049.seli.gic.ericsson.se (153.88.142.248) by smtp-central.internal.ericsson.com (100.87.178.62) with Microsoft SMTP Server id 15.2.1544.11; Tue, 10 Sep 2024 10:41:08 +0200 Received: from breslau.. (seliicwb00002.seli.gic.ericsson.se [10.156.25.100]) by seliicinfr00049.seli.gic.ericsson.se (Postfix) with ESMTP id 92020380061; Tue, 10 Sep 2024 10:41:08 +0200 (CEST) From: =?UTF-8?q?Mattias=20R=C3=B6nnblom?= To: CC: , Heng Wang , "Stephen Hemminger" , Tyler Retzlaff , =?UTF-8?q?Morten=20Br=C3=B8rup?= , Jack Bond-Preston , David Marchand , Chengwen Feng , =?UTF-8?q?Mattias=20R=C3=B6nnblom?= Subject: [PATCH v6 2/6] eal: extend bit manipulation functionality Date: Tue, 10 Sep 2024 10:31:35 +0200 Message-ID: <20240910083139.699291-3-mattias.ronnblom@ericsson.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240910083139.699291-1-mattias.ronnblom@ericsson.com> References: <20240910062051.699096-2-mattias.ronnblom@ericsson.com> <20240910083139.699291-1-mattias.ronnblom@ericsson.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF0000A7E3:EE_|AS2PR07MB9121:EE_ X-MS-Office365-Filtering-Correlation-Id: a7494919-a1c5-4a4e-cbd0-08dcd17451c2 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|82310400026|376014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Sm1Dek1BU1gxbmdmOFYySU5qVXpRZTVIOEhMMEUzTkpzRkdEdGVSWmNhSzA4?= =?utf-8?B?ak5UNHJpNnFwb1g4QnBZUFQyYTNEZE5LeEhJQXphTXRrZzZXaVVPdlB6Nyt2?= =?utf-8?B?dDczSG1DS2xUQnZKcDJaZklQTE1WdzlPdnd0Tyt0OXdJbjd1Uzl1NEIreDJK?= =?utf-8?B?dkVvK2xWSGR5aFNHVU1CTnhsYWpuZUN3V3BtK2NjdjN6ZVdsRjhYUkRQbzlS?= =?utf-8?B?YjlDRk9ETkg2cFVUZThuZDY5MSs4ZG5xb2VDSUpPcVoxSzU4UitKelljU2c1?= =?utf-8?B?bVhiU3ZvdmJnN2JQRnNSNXFhcjdEd0h4V0c0QUhsUE91am1wRHpsZmlnaEd1?= =?utf-8?B?ZDhmRTZ6dHR0Y1pQSHdFdWpXS1FNWS9wUzEvbVBGMTlobWk4QVdSYWhrVXM5?= =?utf-8?B?V1ZaQ1NMRDYyTlpaREcrOG4xKzlmbWJHT0JVbnNKZzRZQnpHNURxbVpEbTFq?= =?utf-8?B?dmVteHkwZWJaZkdSa3hTQ09RakFZMEwyc3doL0dQbVA5M1Y0VjI4NVVzOXVO?= =?utf-8?B?bkF4emVSaUtFWnNCKzAwUW9HMnYyV3MyNG52ZHUvS3F4WS9qMVl3WkZCQjlO?= =?utf-8?B?TXZsSFJMOU9DblVoNklPdFBwNVZMbDlvRmZRdGxWSXhnYzZ1VDZiNkNjMTRl?= =?utf-8?B?THdsN0VwaFNuWFhCOGNXbEFrNndvZEZjdGJUZW8venFxcVVyMVErYVNYTEF0?= =?utf-8?B?ckRzRGtYdWphaSt3ZnptMUo2SmMxeFdDQWE5aHJtUHJ2bVcxK2IxRmpUTHVi?= =?utf-8?B?QjRjYUEybDVpVnVXeFVVWXFBUGFZNG9uZGdBdjFhUlZ4KzBqRTJIS3g4MDBF?= =?utf-8?B?djhWaVpRYTVlelVMdVVMbTl3V2x1NXR6dTV6cDBmZENQTkJrSm80czZoY1FK?= =?utf-8?B?TExaeE4wWkFtVmFRQnhPdjAyQnl1Q0w0SzBVT3ZkLzVWeHRkT2pEVWNSc25O?= =?utf-8?B?bWhIeENiZ0g0clk0MGhTekFPUDE2dUQvWDVQSTFzYkx1UExYUVp1U1A0Y2JD?= =?utf-8?B?cWlKSHQyMnQ0bU5pcHRxTUJ0WWo1aE95V1VPcEMxWVMyQU1PdldVVXcvZDVR?= =?utf-8?B?QjQrbisvUEg1QVQyeXRmeTZXQXRzSi9QM0hWK3JReWxxNkt2R1ZoN2MxY29p?= =?utf-8?B?bFBvd1A4eDgxMnZHUnUvVjFWbDI4QXUwSVJjWExuRFBVUTNrTGVWMkpxM0NP?= =?utf-8?B?SW4vRFd4OTdIZXpZS1FnMTUvcGZCcnp3WkpwdWMzRzBMLzdWbWhSUkJteDhz?= =?utf-8?B?ZzF6SFBGVFV2aHljdkRyTUVKVlR5ZHE0TnExQVkzUmxrZzFyZ2p0WHlFSTky?= =?utf-8?B?YXdhS2tkVWRKUVduc1R5aXBZelZPRmVqV29QQk85MjltNmxvYUpWSlFnQ0ta?= =?utf-8?B?QitVTnJ1L1lQbUd6VzgyMmozYk1scDBPNXQ5bHp1NHhMd0c1d24xTVZlMDZt?= =?utf-8?B?Uno2OFErdDNHQmJ1N2ZLSDR1RzlwQkhrWi91UnlhdUJmdDMyWThyMW9ETzk5?= =?utf-8?B?cFFEMXcyeGZxR1M5L1Q2UC95TXVXZ1dWdmFvQ3JZRHppWWNuWTVYZjhRZXhG?= =?utf-8?B?U3hSMjlIQndyTkRrRUtVZjFURi8wTXVjaEloUUhtVmpsV1huRndNM3Ruam8r?= =?utf-8?B?Z21RYWVsVWwrYWtsY01JaFU1NlY1V2FzMEk1QVpCcG9zOEhTL3IzWm1FeHhJ?= =?utf-8?B?c25VTkRCY2ZyTkttVDVMc0VLeEljTzgvU2k4azlDYSsvR1pXcktFOGpnK3Ar?= =?utf-8?B?ZGVpWVVrRlY0RVlvSDVBZTgyay9VTTNLTWMxSkI1ZUd6c2V6OVZoL25YQjNE?= =?utf-8?B?dmVkalpzQll0SU1naFZ5b2djOWU0bkx1UTFXanFvWWVsblhuSnVSNks5aHZs?= =?utf-8?B?Q0toTDRrbXlzV2FTWm5PeDNkM1gwVzVPKzdjbGMzRGp4NjV2VkU2SENsMk91?= =?utf-8?Q?OeKM237ZhnRvxUaaMKeD7WBNMp1YBNvb?= X-Forefront-Antispam-Report: CIP:192.176.1.74; CTRY:SE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:oa.msg.ericsson.com; PTR:office365.se.ericsson.net; CAT:NONE; SFS:(13230040)(36860700013)(82310400026)(376014)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: ericsson.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Sep 2024 08:41:09.4931 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a7494919-a1c5-4a4e-cbd0-08dcd17451c2 X-MS-Exchange-CrossTenant-Id: 92e84ceb-fbfd-47ab-be52-080c6b87953f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=92e84ceb-fbfd-47ab-be52-080c6b87953f; Ip=[192.176.1.74]; Helo=[oa.msg.ericsson.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000A7E3.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR07MB9121 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add functionality to test and modify the value of individual bits in 32-bit or 64-bit words. These functions have no implications on memory ordering, atomicity and does not use volatile and thus does not prevent any compiler optimizations. Signed-off-by: Mattias Rönnblom Acked-by: Morten Brørup Acked-by: Tyler Retzlaff Acked-by: Jack Bond-Preston -- PATCH v3: * Remove unnecessary include. * Remove redundant 'fun' parameter from the __RTE_GEN_BIT_*() macros (Jack Bond-Preston). * Introduce __RTE_BIT_BIT_OPS() macro, consistent with how things are done when generating the atomic bit operations. * Refer to volatile bit op functions as variants instead of families (macro parameter naming). RFC v6: * Have rte_bit_test() accept const-marked bitsets. RFC v4: * Add rte_bit_flip() which, believe it or not, flips the value of a bit. * Mark macro-generated private functions as experimental. * Use macros to generate *assign*() functions. RFC v3: * Work around lack of C++ support for _Generic (Tyler Retzlaff). * Fix ','-related checkpatch warnings. --- lib/eal/include/rte_bitops.h | 260 ++++++++++++++++++++++++++++++++++- 1 file changed, 258 insertions(+), 2 deletions(-) diff --git a/lib/eal/include/rte_bitops.h b/lib/eal/include/rte_bitops.h index 449565eeae..6915b945ba 100644 --- a/lib/eal/include/rte_bitops.h +++ b/lib/eal/include/rte_bitops.h @@ -2,6 +2,7 @@ * Copyright(c) 2020 Arm Limited * Copyright(c) 2010-2019 Intel Corporation * Copyright(c) 2023 Microsoft Corporation + * Copyright(c) 2024 Ericsson AB */ #ifndef _RTE_BITOPS_H_ @@ -11,12 +12,14 @@ * @file * Bit Operations * - * This file defines a family of APIs for bit operations - * without enforcing memory ordering. + * This file provides functionality for low-level, single-word + * arithmetic and bit-level operations, such as counting or + * setting individual bits. */ #include +#include #include #ifdef __cplusplus @@ -105,6 +108,197 @@ extern "C" { #define RTE_FIELD_GET64(mask, reg) \ ((typeof(mask))(((reg) & (mask)) >> rte_ctz64(mask))) +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Test bit in word. + * + * Generic selection macro to test the value of a bit in a 32-bit or + * 64-bit word. The type of operation depends on the type of the @c + * addr parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_test(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_test32, \ + const uint32_t *: __rte_bit_test32, \ + uint64_t *: __rte_bit_test64, \ + const uint64_t *: __rte_bit_test64)(addr, nr) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Set bit in word. + * + * Generic selection macro to set a bit in a 32-bit or 64-bit + * word. The type of operation depends on the type of the @c addr + * parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_set(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_set32, \ + uint64_t *: __rte_bit_set64)(addr, nr) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Clear bit in word. + * + * Generic selection macro to clear a bit in a 32-bit or 64-bit + * word. The type of operation depends on the type of the @c addr + * parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_clear(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_clear32, \ + uint64_t *: __rte_bit_clear64)(addr, nr) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Assign a value to a bit in word. + * + * Generic selection macro to assign a value to a bit in a 32-bit or 64-bit + * word. The type of operation depends on the type of the @c addr parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + * @param value + * The new value of the bit - true for '1', or false for '0'. + */ +#define rte_bit_assign(addr, nr, value) \ + _Generic((addr), \ + uint32_t *: __rte_bit_assign32, \ + uint64_t *: __rte_bit_assign64)(addr, nr, value) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Flip a bit in word. + * + * Generic selection macro to change the value of a bit to '0' if '1' + * or '1' if '0' in a 32-bit or 64-bit word. The type of operation + * depends on the type of the @c addr parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_flip(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_flip32, \ + uint64_t *: __rte_bit_flip64)(addr, nr) + +#define __RTE_GEN_BIT_TEST(variant, qualifier, size) \ + __rte_experimental \ + static inline bool \ + __rte_bit_ ## variant ## test ## size(const qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + RTE_ASSERT(nr < size); \ + \ + uint ## size ## _t mask = (uint ## size ## _t)1 << nr; \ + return *addr & mask; \ + } + +#define __RTE_GEN_BIT_SET(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## set ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + RTE_ASSERT(nr < size); \ + \ + uint ## size ## _t mask = (uint ## size ## _t)1 << nr; \ + *addr |= mask; \ + } \ + +#define __RTE_GEN_BIT_CLEAR(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## clear ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + RTE_ASSERT(nr < size); \ + \ + uint ## size ## _t mask = ~((uint ## size ## _t)1 << nr); \ + (*addr) &= mask; \ + } \ + +#define __RTE_GEN_BIT_ASSIGN(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## assign ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr, bool value) \ + { \ + if (value) \ + __rte_bit_ ## variant ## set ## size(addr, nr); \ + else \ + __rte_bit_ ## variant ## clear ## size(addr, nr); \ + } + +#define __RTE_GEN_BIT_FLIP(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## flip ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + bool value; \ + \ + value = __rte_bit_ ## variant ## test ## size(addr, nr); \ + __rte_bit_ ## variant ## assign ## size(addr, nr, !value); \ + } + +#define __RTE_GEN_BIT_OPS(v, qualifier, size) \ + __RTE_GEN_BIT_TEST(v, qualifier, size) \ + __RTE_GEN_BIT_SET(v, qualifier, size) \ + __RTE_GEN_BIT_CLEAR(v, qualifier, size) \ + __RTE_GEN_BIT_ASSIGN(v, qualifier, size) \ + __RTE_GEN_BIT_FLIP(v, qualifier, size) + +#define __RTE_GEN_BIT_OPS_SIZE(size) \ + __RTE_GEN_BIT_OPS(,, size) + +__RTE_GEN_BIT_OPS_SIZE(32) +__RTE_GEN_BIT_OPS_SIZE(64) + /*------------------------ 32-bit relaxed operations ------------------------*/ /** @@ -787,6 +981,68 @@ rte_log2_u64(uint64_t v) #ifdef __cplusplus } + +/* + * Since C++ doesn't support generic selection (i.e., _Generic), + * function overloading is used instead. Such functions must be + * defined outside 'extern "C"' to be accepted by the compiler. + */ + +#undef rte_bit_test +#undef rte_bit_set +#undef rte_bit_clear +#undef rte_bit_assign +#undef rte_bit_flip + +#define __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, size, arg1_type, arg1_name) \ + static inline void \ + rte_bit_ ## fun(qualifier uint ## size ## _t *addr, \ + arg1_type arg1_name) \ + { \ + __rte_bit_ ## fun ## size(addr, arg1_name); \ + } + +#define __RTE_BIT_OVERLOAD_2(fun, qualifier, arg1_type, arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, 32, arg1_type, arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, 64, arg1_type, arg1_name) + +#define __RTE_BIT_OVERLOAD_SZ_2R(fun, qualifier, size, ret_type, arg1_type, \ + arg1_name) \ + static inline ret_type \ + rte_bit_ ## fun(qualifier uint ## size ## _t *addr, \ + arg1_type arg1_name) \ + { \ + return __rte_bit_ ## fun ## size(addr, arg1_name); \ + } + +#define __RTE_BIT_OVERLOAD_2R(fun, qualifier, ret_type, arg1_type, arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2R(fun, qualifier, 32, ret_type, arg1_type, \ + arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2R(fun, qualifier, 64, ret_type, arg1_type, \ + arg1_name) + +#define __RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, size, arg1_type, arg1_name, \ + arg2_type, arg2_name) \ + static inline void \ + rte_bit_ ## fun(uint ## size ## _t *addr, arg1_type arg1_name, \ + arg2_type arg2_name) \ + { \ + __rte_bit_ ## fun ## size(addr, arg1_name, arg2_name); \ + } + +#define __RTE_BIT_OVERLOAD_3(fun, qualifier, arg1_type, arg1_name, arg2_type, \ + arg2_name) \ + __RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, 32, arg1_type, arg1_name, \ + arg2_type, arg2_name) \ + __RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, 64, arg1_type, arg1_name, \ + arg2_type, arg2_name) + +__RTE_BIT_OVERLOAD_2R(test, const, bool, unsigned int, nr) +__RTE_BIT_OVERLOAD_2(set,, unsigned int, nr) +__RTE_BIT_OVERLOAD_2(clear,, unsigned int, nr) +__RTE_BIT_OVERLOAD_3(assign,, unsigned int, nr, bool, value) +__RTE_BIT_OVERLOAD_2(flip,, unsigned int, nr) + #endif #endif /* _RTE_BITOPS_H_ */ -- 2.34.1