From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3DF86459CC; Wed, 18 Sep 2024 15:48:22 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3D51243246; Wed, 18 Sep 2024 15:47:26 +0200 (CEST) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2042.outbound.protection.outlook.com [40.107.244.42]) by mails.dpdk.org (Postfix) with ESMTP id 34BE343269; Wed, 18 Sep 2024 15:47:24 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=i7i1/wlvGBGT1uCUUMG8orSPrps10NZ43o6y3q8wzS6lzEF7bYY3rayIKK2B91cig98ICo/jkpB45vUGKXtVyTBuoF9cjg3iL4SNMsbx7qNAwkUqAsX5WcnfRNxvp7OVhqJ/Hi+Ygn5/tb6JMXoVQXy73+lDg2n2oIBHk2Hh//+YWawUbxjXtF+l9nFA+ljibK7FBrkjFiR3Li1szYLFUyuuMu5hF2ZcJi5SXhigJjI2jTv4ug81ol6KhREH+KWCaJgtUg72p+bY5+Q6BHN9pbPJpuDF282txYyVkLbkcU6/CIeOFv3n59eq5Vb66oYfnC32GUTTDfzehgFS97t41w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rMKra3jpOKfiR4FQURpKrHQTg19TUBAdhm4wg8dG+PA=; b=wIvBAeERYJa82/NskgGdifokBu9QKqa4xfd2+4bhqsCZlmJXYkql0sp5R2d267uF1dvk8Y90eIWSOjS6kPhkumQYsYO9wmFwjLtJcdyQ2r5yqNRDFbU6j2BlVWe7YSdJ2dvf1F+CBjbYE8V3nu/SStStUFkzQ9biCYr4R6o3s1VL5zRIBNNzGIFlIlPmZD1SjQj+Di9wnWljv2txc+LOJKFEccNWMgTiUMwURyzYx7DKEDixFT2a+OJohn4qkW5c3Xiw5mOYoftwFbLMt49JxcifJQ2zui05Db1HpD+A39VWzX8+EOpG0zaybwcih04VFo8mKdwwKn8o8LDY+/nAWg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rMKra3jpOKfiR4FQURpKrHQTg19TUBAdhm4wg8dG+PA=; b=DOmOK0TwIP3RN60m3+wl1YhphpoIRNTb6pXx2pJmllwwc/ta+GWSneCltwb8ywidWK2MIOJnjUGdPwvAUqJLvMJ4j5FwrvyCYcitpcg0hO4ShAd8ACsFsOAWEWSWYW/yMVC58ZKNHi5sFK66e11VrIFvlquGR0LSrc9iI0iWhxRU5TxhWU3VetiVs9PRvdoi9Pk4trNKm2SpSvdP5jfoKwr/TCBGMZaNBHKlL9aw7e2C0sAXYWldiu6FDjjm1XkVuxErp8WS7AOc0YkfPo7HLPNIvizen0X2levOq9lfsGZF8AUCtN8x3oRhSHkhqjUWFzwddHKamjU6nRg0xMzSUA== Received: from CH0PR03CA0347.namprd03.prod.outlook.com (2603:10b6:610:11a::26) by SA1PR12MB7126.namprd12.prod.outlook.com (2603:10b6:806:2b0::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.16; Wed, 18 Sep 2024 13:47:20 +0000 Received: from DS2PEPF00003441.namprd04.prod.outlook.com (2603:10b6:610:11a:cafe::5f) by CH0PR03CA0347.outlook.office365.com (2603:10b6:610:11a::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7939.30 via Frontend Transport; Wed, 18 Sep 2024 13:47:19 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DS2PEPF00003441.mail.protection.outlook.com (10.167.17.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7918.13 via Frontend Transport; Wed, 18 Sep 2024 13:47:19 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Wed, 18 Sep 2024 06:47:06 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Wed, 18 Sep 2024 06:47:03 -0700 From: Viacheslav Ovsiienko To: CC: , , , , Subject: [PATCH v2 8/9] net/mlx5: fix non full word sample fields in flex item Date: Wed, 18 Sep 2024 16:46:22 +0300 Message-ID: <20240918134623.8441-9-viacheslavo@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240918134623.8441-1-viacheslavo@nvidia.com> References: <20240911160458.524732-1-viacheslavo@nvidia.com> <20240918134623.8441-1-viacheslavo@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS2PEPF00003441:EE_|SA1PR12MB7126:EE_ X-MS-Office365-Filtering-Correlation-Id: 9a36c100-ef00-4e0a-8497-08dcd7e86a8f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?rrwNpTaNSVhkure30rJj0atzAR6NypQokj5K3vRf2EdSgVnUbOjJwrDukD1w?= =?us-ascii?Q?1M/VFDIk3MEUiNlry+erKsoTPYuv6+lX2FPNWe624tsSJYcclTEqcP9pYQpB?= =?us-ascii?Q?I3+3ptFLH54dFscgzT++b1DpDksw4t9sAUoMwGPrKZShDxeaTyVAb5VGnCbn?= =?us-ascii?Q?OU7X1nU4MWvICA0cywnrJmQEGgHjcFVfh0j9tfPs32t1y9itVpyfWMRNPIgI?= =?us-ascii?Q?0RgSvqJtHmrF+fGmge3CHfukcgss9EFl3vOiJEOy3VUfI0dJGkjOhgsco+yB?= =?us-ascii?Q?EXhP1Sp7E9P8V5ijumJO9nYnMwHUJjvQDgyGYv9O88YvRLuWp5EDDpUS9Wu3?= =?us-ascii?Q?N+wAehgst15IUA842qXKPJkaw9DplIhZtKCUTJ1qG8+GtUhGUxFUXj8Jt7+J?= =?us-ascii?Q?nEEfOObCzkVw71rTDLsKJHDkCYHE7fVvwlMMIn+M7lXJtcwoz0VFlDk/iK93?= =?us-ascii?Q?Bwgcsw1lmE/8wHRsrYi8SCRjKKDSRUM9wSPGKAXRi/65CPsFowmHQA7GfBC0?= =?us-ascii?Q?D63tDPpjdMEiErf/Jz/sOARv0oUGuJHurFMTOwfC9fS0WcUazjfcozz4b7g0?= =?us-ascii?Q?lV6Q+uAv5W173o15Z8IXP3OtIsc0n0/5JQgCUxDTgx4zFPHlniYOgQZ5jNe8?= =?us-ascii?Q?iU6CEUUkDo2Bv+VeHzG7KKZh5XnrsUtyW8xWQgsvEdGNBps/krzcQ3lYzoGT?= =?us-ascii?Q?eNv3Ko5gei36aONOq+mvG7GkQXucXagmEQwHznsXC2UlzcIbTX87pEZNzY1p?= =?us-ascii?Q?OConjCJn0Xgxlfo+LSQ9QKWtrCV5KACsui9COM3YMCbI9Tq2avqsLnn6O10E?= =?us-ascii?Q?GihvDmosbl2xbsrp2aqAtxa2A8CS0Olib6CaL0AqxXscDtJavgSmEH/B8O4o?= =?us-ascii?Q?vXnyuX1Xo0VHdzJeqQNlTePzFJC+UYElI2KHtECWOVs55sf/ixnWUfgxyUJG?= =?us-ascii?Q?IRq1cVB4ej8gS9k3uXNi4laueBFnpYpMYjaJGPkuVDpg9guMGZzSAeRTqNkg?= =?us-ascii?Q?+oSXGuC5bTU5kz9+SWanL1eIjpfzqqRLb1w/O/Eap7KLHTC+2rn+GPypWW8R?= =?us-ascii?Q?Hi7eIyRezR90+I+vpCPFNsiGCK8lHBLEOLkfBUJasmSATwhW0NIgr/L7QqSQ?= =?us-ascii?Q?zOYvXwAmcmS3CxoGNZlmG9r/CSp0bW8Mh2LAghxgy78DAN6Fb1nkNevkus1v?= =?us-ascii?Q?G97BnUkvtqDYHRSOitQiCRahVUiYmA1QCntY6Lgzy0WdX7riXc0A3/Jwi4hc?= =?us-ascii?Q?Xrg2I5dUambiaZrAG8EyoZtdIZEenz+WwC3Aov5yRH1Kr9XkmzGwy1wU9xbh?= =?us-ascii?Q?lwDGOs/jyZQIN6SEvbLPIG5sszLIESf4nMBvKvm3SmoHxWZWaxgk2uaaUhKG?= =?us-ascii?Q?khTEJTj70dCBKfhM/UuBLwPj3LVX1EXSGvPhuCLttpQkAp3m/Wz4h8m38b0+?= =?us-ascii?Q?GGR2VX5JnJgNwVoTViHCXggrMNE00hin?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Sep 2024 13:47:19.8380 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9a36c100-ef00-4e0a-8497-08dcd7e86a8f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS2PEPF00003441.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR12MB7126 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org If the sample field in flex item did not cover the entire 32-bit word (width was not verified 32 bits) or was not aligned on the byte boundary the match on this sample in flows happened to be ignored or wrongly missed. The field mask "def" was build in wrong endianness, and non-byte aligned shifts were wrongly performed for the pattern masks and values. Fixes: 6dac7d7ff2bf ("net/mlx5: translate flex item pattern into matcher") Cc: stable@dpdk.org Signed-off-by: Viacheslav Ovsiienko --- drivers/net/mlx5/hws/mlx5dr_definer.c | 4 +-- drivers/net/mlx5/mlx5.h | 5 ++- drivers/net/mlx5/mlx5_flow_dv.c | 5 ++- drivers/net/mlx5/mlx5_flow_flex.c | 47 +++++++++++++-------------- 4 files changed, 29 insertions(+), 32 deletions(-) diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c b/drivers/net/mlx5/hws/mlx5dr_definer.c index 2dfcc5eba6..10b986d66b 100644 --- a/drivers/net/mlx5/hws/mlx5dr_definer.c +++ b/drivers/net/mlx5/hws/mlx5dr_definer.c @@ -574,7 +574,7 @@ mlx5dr_definer_flex_parser_set(struct mlx5dr_definer_fc *fc, idx = fc->fname - MLX5DR_DEFINER_FNAME_FLEX_PARSER_0; byte_off -= idx * sizeof(uint32_t); ret = mlx5_flex_get_parser_value_per_byte_off(flex, flex->handle, byte_off, - false, is_inner, &val); + is_inner, &val); if (ret == -1 || !val) return; @@ -2825,7 +2825,7 @@ mlx5dr_definer_conv_item_flex_parser(struct mlx5dr_definer_conv_data *cd, for (i = 0; i < MLX5_GRAPH_NODE_SAMPLE_NUM; i++) { byte_off = base_off - i * sizeof(uint32_t); ret = mlx5_flex_get_parser_value_per_byte_off(m, v->handle, byte_off, - true, is_inner, &mask); + is_inner, &mask); if (ret == -1) { rte_errno = EINVAL; return rte_errno; diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index b1423b6868..0fb18f7fb1 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -2600,11 +2600,10 @@ void mlx5_flex_flow_translate_item(struct rte_eth_dev *dev, void *matcher, void *key, const struct rte_flow_item *item, bool is_inner); int mlx5_flex_get_sample_id(const struct mlx5_flex_item *tp, - uint32_t idx, uint32_t *pos, - bool is_inner, uint32_t *def); + uint32_t idx, uint32_t *pos, bool is_inner); int mlx5_flex_get_parser_value_per_byte_off(const struct rte_flow_item_flex *item, void *flex, uint32_t byte_off, - bool is_mask, bool tunnel, uint32_t *value); + bool tunnel, uint32_t *value); int mlx5_flex_get_tunnel_mode(const struct rte_flow_item *item, enum rte_flow_item_flex_tunnel_mode *tunnel_mode); int mlx5_flex_acquire_index(struct rte_eth_dev *dev, diff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c index b18bb430d7..d2a3f829d5 100644 --- a/drivers/net/mlx5/mlx5_flow_dv.c +++ b/drivers/net/mlx5/mlx5_flow_dv.c @@ -1526,7 +1526,6 @@ mlx5_modify_flex_item(const struct rte_eth_dev *dev, const struct mlx5_flex_pattern_field *map; uint32_t offset = data->offset; uint32_t width_left = width; - uint32_t def; uint32_t cur_width = 0; uint32_t tmp_ofs; uint32_t idx = 0; @@ -1551,7 +1550,7 @@ mlx5_modify_flex_item(const struct rte_eth_dev *dev, tmp_ofs = pos < data->offset ? data->offset - pos : 0; for (j = i; i < flex->mapnum && width_left > 0; ) { map = flex->map + i; - id = mlx5_flex_get_sample_id(flex, i, &pos, false, &def); + id = mlx5_flex_get_sample_id(flex, i, &pos, false); if (id == -1) { i++; /* All left length is dummy */ @@ -1570,7 +1569,7 @@ mlx5_modify_flex_item(const struct rte_eth_dev *dev, * 2. Width has been covered. */ for (j = i + 1; j < flex->mapnum; j++) { - tmp_id = mlx5_flex_get_sample_id(flex, j, &pos, false, &def); + tmp_id = mlx5_flex_get_sample_id(flex, j, &pos, false); if (tmp_id == -1) { i = j; pos -= flex->map[j].width; diff --git a/drivers/net/mlx5/mlx5_flow_flex.c b/drivers/net/mlx5/mlx5_flow_flex.c index 0c41b956b0..bf38643a23 100644 --- a/drivers/net/mlx5/mlx5_flow_flex.c +++ b/drivers/net/mlx5/mlx5_flow_flex.c @@ -118,28 +118,32 @@ mlx5_flex_get_bitfield(const struct rte_flow_item_flex *item, uint32_t pos, uint32_t width, uint32_t shift) { const uint8_t *ptr = item->pattern + pos / CHAR_BIT; - uint32_t val, vbits; + uint32_t val, vbits, skip = pos % CHAR_BIT; /* Proceed the bitfield start byte. */ MLX5_ASSERT(width <= sizeof(uint32_t) * CHAR_BIT && width); MLX5_ASSERT(width + shift <= sizeof(uint32_t) * CHAR_BIT); if (item->length <= pos / CHAR_BIT) return 0; - val = *ptr++ >> (pos % CHAR_BIT); + /* Bits are enumerated in byte in network order: 01234567 */ + val = *ptr++; vbits = CHAR_BIT - pos % CHAR_BIT; - pos = (pos + vbits) / CHAR_BIT; + pos = RTE_ALIGN_CEIL(pos, CHAR_BIT) / CHAR_BIT; vbits = RTE_MIN(vbits, width); - val &= RTE_BIT32(vbits) - 1; + /* Load bytes to cover the field width, checking pattern boundary */ while (vbits < width && pos < item->length) { uint32_t part = RTE_MIN(width - vbits, (uint32_t)CHAR_BIT); uint32_t tmp = *ptr++; - pos++; - tmp &= RTE_BIT32(part) - 1; - val |= tmp << vbits; + val |= tmp << RTE_ALIGN_CEIL(vbits, CHAR_BIT); vbits += part; + pos++; } - return rte_bswap32(val <<= shift); + val = rte_cpu_to_be_32(val); + val <<= skip; + val >>= shift; + val &= (RTE_BIT64(width) - 1) << (sizeof(uint32_t) * CHAR_BIT - shift - width); + return val; } #define SET_FP_MATCH_SAMPLE_ID(x, def, msk, val, sid) \ @@ -211,21 +215,17 @@ mlx5_flex_set_match_sample(void *misc4_m, void *misc4_v, * Where to search the value and mask. * @param[in] is_inner * For inner matching or not. - * @param[in, def] def - * Mask generated by mapping shift and width. * * @return * 0 on success, -1 to ignore. */ int mlx5_flex_get_sample_id(const struct mlx5_flex_item *tp, - uint32_t idx, uint32_t *pos, - bool is_inner, uint32_t *def) + uint32_t idx, uint32_t *pos, bool is_inner) { const struct mlx5_flex_pattern_field *map = tp->map + idx; uint32_t id = map->reg_id; - *def = (RTE_BIT64(map->width) - 1) << map->shift; /* Skip placeholders for DUMMY fields. */ if (id == MLX5_INVALID_SAMPLE_REG_ID) { *pos += map->width; @@ -252,8 +252,6 @@ mlx5_flex_get_sample_id(const struct mlx5_flex_item *tp, * Mlx5 flex item sample mapping handle. * @param[in] byte_off * Mlx5 flex item format_select_dw. - * @param[in] is_mask - * Spec or mask. * @param[in] tunnel * Tunnel mode or not. * @param[in, def] value @@ -265,25 +263,23 @@ mlx5_flex_get_sample_id(const struct mlx5_flex_item *tp, int mlx5_flex_get_parser_value_per_byte_off(const struct rte_flow_item_flex *item, void *flex, uint32_t byte_off, - bool is_mask, bool tunnel, uint32_t *value) + bool tunnel, uint32_t *value) { struct mlx5_flex_pattern_field *map; struct mlx5_flex_item *tp = flex; - uint32_t def, i, pos, val; + uint32_t i, pos, val; int id; *value = 0; for (i = 0, pos = 0; i < tp->mapnum && pos < item->length * CHAR_BIT; i++) { map = tp->map + i; - id = mlx5_flex_get_sample_id(tp, i, &pos, tunnel, &def); + id = mlx5_flex_get_sample_id(tp, i, &pos, tunnel); if (id == -1) continue; if (id >= (int)tp->devx_fp->num_samples || id >= MLX5_GRAPH_NODE_SAMPLE_NUM) return -1; if (byte_off == tp->devx_fp->sample_info[id].sample_dw_data * sizeof(uint32_t)) { val = mlx5_flex_get_bitfield(item, pos, map->width, map->shift); - if (is_mask) - val &= RTE_BE32(def); *value |= val; } pos += map->width; @@ -355,10 +351,10 @@ mlx5_flex_flow_translate_item(struct rte_eth_dev *dev, spec = item->spec; mask = item->mask; tp = (struct mlx5_flex_item *)spec->handle; - for (i = 0; i < tp->mapnum; i++) { + for (i = 0; i < tp->mapnum && pos < (spec->length * CHAR_BIT); i++) { struct mlx5_flex_pattern_field *map = tp->map + i; uint32_t val, msk, def; - int id = mlx5_flex_get_sample_id(tp, i, &pos, is_inner, &def); + int id = mlx5_flex_get_sample_id(tp, i, &pos, is_inner); if (id == -1) continue; @@ -366,11 +362,14 @@ mlx5_flex_flow_translate_item(struct rte_eth_dev *dev, if (id >= (int)tp->devx_fp->num_samples || id >= MLX5_GRAPH_NODE_SAMPLE_NUM) return; + def = (uint32_t)(RTE_BIT64(map->width) - 1); + def <<= (sizeof(uint32_t) * CHAR_BIT - map->shift - map->width); val = mlx5_flex_get_bitfield(spec, pos, map->width, map->shift); - msk = mlx5_flex_get_bitfield(mask, pos, map->width, map->shift); + msk = pos < (mask->length * CHAR_BIT) ? + mlx5_flex_get_bitfield(mask, pos, map->width, map->shift) : def; sample_id = tp->devx_fp->sample_ids[id]; mlx5_flex_set_match_sample(misc4_m, misc4_v, - def, msk & def, val & msk & def, + def, msk, val & msk, sample_id, id); pos += map->width; } -- 2.34.1