From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id EA55D459DD; Fri, 20 Sep 2024 08:33:59 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9E55940669; Fri, 20 Sep 2024 08:33:59 +0200 (CEST) Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03on2053.outbound.protection.outlook.com [40.107.104.53]) by mails.dpdk.org (Postfix) with ESMTP id 4D38F400EF for ; Fri, 20 Sep 2024 08:33:58 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=J1g2WLUK2hZuGxOsKN1ECls7BXWo6l5eEY/srUcyco5jH2AgUvpHDgYS175z9Kv49ZpDUsz9gpgLUi9CbD/OMwHy/wMW7t5PbotKQZ9iUKpjmKMVxbVIA5GLxWgjNV0CaEDhRQ67sHWlwWjQGmKEVhF+WW+QzUG/g+Hh2eTLoPTQ8NPjWPRlNiqakwogsu2/jgNT4ueNye7CCgXGJkwGqEBX34clNf+ryTYC6gdUOM5o9422QccAe3LC49MrVUVni+N8/SPif6uqvWb3CGYFxee/2P8fDiW0/PIGjeDKTiZb1OEnmatgY6DAK4Nz2nlkdBiqqqnQQtKMHsp53WUEuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5UKgQdVaciDeShGgGbM6oo5b5b9ozFm128R5ONKGWa0=; b=m1V3dPAy/SfEvj/6PChs/JM1vUJS0UFgALiVRaqK6VNi21Ec7vpRAnMPIdE46kRC+nHL5u8fm049RLALG0vEUTApedENT87koN6eYsnffnnV/BuplVQtYZxVq4BdZMSELODXTZsY60UH3wePOXVu67rSPcHfo4q/tfy8cBAg291VUn1dBjrOyno7US4Og4VNMR7B6OvMX0jNM6NmD3ycrR4E/i4+Sz//K9RZCWC2Jygmnn4itbdxzKrv+LjnVsw5rDx+ABe9oHeBJiLXmtKfpcj1qHUEgT1Yl30ahbjGRPMyDqP/4yuC+j7Zl7NKE/Zm0pJSVlxV2OZMFxUqwFoX4Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 192.176.1.74) smtp.rcpttodomain=dpdk.org smtp.mailfrom=ericsson.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=ericsson.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ericsson.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5UKgQdVaciDeShGgGbM6oo5b5b9ozFm128R5ONKGWa0=; b=dASIGyDzU4GDfwkKwLuBFckjj0cgqyZhSgTlPEqcE8MzsjEgnGXhX0Od2pe0GE8dcLsWqwjYR7+8RsHvdMgPLtCgaApylqtax8vUTFGwdfwxFn0siN13I7PfNNY9aVcu5y4HL2mkGO89Do0h3I19lwqhw+0lGmN/Kd/8bWIjRDdoKNxNJV9sI7rD/79X0qVxzw3Q4sKBC/3ugbMV/yfVuvJB6N25lXlr/e3sOCi6B7Z9wTF0h8Ko9wKcJgvnp9rKa/qa7R0phc+ksCI5DXxdp1dHette8d45qoXBBSi5GkvmMhvaj1ZLqjzN9wt8V0lxwaluzpjQOgkmBbwnBF5oRA== Received: from AM0PR02CA0193.eurprd02.prod.outlook.com (2603:10a6:20b:28e::30) by AS2PR07MB8979.eurprd07.prod.outlook.com (2603:10a6:20b:556::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.21; Fri, 20 Sep 2024 06:33:54 +0000 Received: from AM3PEPF0000A79B.eurprd04.prod.outlook.com (2603:10a6:20b:28e:cafe::53) by AM0PR02CA0193.outlook.office365.com (2603:10a6:20b:28e::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7939.30 via Frontend Transport; Fri, 20 Sep 2024 06:33:54 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 192.176.1.74) smtp.mailfrom=ericsson.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ericsson.com; Received-SPF: Pass (protection.outlook.com: domain of ericsson.com designates 192.176.1.74 as permitted sender) receiver=protection.outlook.com; client-ip=192.176.1.74; helo=oa.msg.ericsson.com; pr=C Received: from oa.msg.ericsson.com (192.176.1.74) by AM3PEPF0000A79B.mail.protection.outlook.com (10.167.16.106) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7918.13 via Frontend Transport; Fri, 20 Sep 2024 06:33:54 +0000 Received: from seliicinfr00050.seli.gic.ericsson.se (153.88.142.248) by smtp-central.internal.ericsson.com (100.87.178.69) with Microsoft SMTP Server id 15.2.1544.11; Fri, 20 Sep 2024 08:33:53 +0200 Received: from breslau.. (seliicwb00002.seli.gic.ericsson.se [10.156.25.100]) by seliicinfr00050.seli.gic.ericsson.se (Postfix) with ESMTP id C0F281C006B; Fri, 20 Sep 2024 08:33:53 +0200 (CEST) From: =?UTF-8?q?Mattias=20R=C3=B6nnblom?= To: CC: , Heng Wang , "Stephen Hemminger" , Tyler Retzlaff , =?UTF-8?q?Morten=20Br=C3=B8rup?= , Jack Bond-Preston , David Marchand , Chengwen Feng , =?UTF-8?q?Mattias=20R=C3=B6nnblom?= Subject: [PATCH v11 3/7] eal: extend bit manipulation functionality Date: Fri, 20 Sep 2024 08:24:33 +0200 Message-ID: <20240920062437.738706-4-mattias.ronnblom@ericsson.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240920062437.738706-1-mattias.ronnblom@ericsson.com> References: <20240919193124.737943-2-mattias.ronnblom@ericsson.com> <20240920062437.738706-1-mattias.ronnblom@ericsson.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM3PEPF0000A79B:EE_|AS2PR07MB8979:EE_ X-MS-Office365-Filtering-Correlation-Id: ac066d8d-ca88-4f2f-3f14-08dcd93e32d0 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Wkljd1hHeDBTWHVmMlkvK1YrNk9QeUpYQ25sYjhKVGpnSUZ5TXRMNTNtWWVh?= =?utf-8?B?SGMzd09BT2I5cld5Z0tHNGs1TkU1U1RnNGlnUzZGUGRUMDJIVDNIb1JHYWtw?= =?utf-8?B?SjU4RjNwTTQ3VE1OVGFpTVJwWi95Y3VNUTNPZGJaYTRla1lUN3dXUTdWekMx?= =?utf-8?B?YXl0MmJHNVY2QUYxc1hnZjJmWi9EdlBUWVhuTDdOY3FjZURObitxbTZsWk00?= =?utf-8?B?elk5ZDVUWm5MMFN3YVN1L0xwalU5MUxjek4zZklpNUJOamd4ajBXR3YzWXB2?= =?utf-8?B?MGxvaXNTYytZU2g5eVJaWFFES3RlLzNRVW1RQzVhWEpZZ1RINWxtM0ErdlJk?= =?utf-8?B?WEc5YUFtc3hTQmRreGpySEZjc2t4dWpCY3ZOU3Npb0tlTDF0aDd4WkdhMHNi?= =?utf-8?B?c2NxL1J6bXFJVTZaNUJvS1ZJTysxQ0Yxc2h6bU8zMmtYRHpSdFlVS3grQWZ1?= =?utf-8?B?cHI4S1h3WUx4NTlscGt2c2l1bGZGL1ZtTUZSWHhDTVpaT1FNeDZ5ZHZJSklI?= =?utf-8?B?ZzdlcGFZZUdqanpqT1VSNFQ4cFZYRzd3UGdaNGZ1ZlVzZTdQeEx3eHhwd25P?= =?utf-8?B?S1Y2ZnRrNHM5YkpzNFJDSklGNmhoclZjL05pQVFoc0U3bjdXOWlvOTExTDZG?= =?utf-8?B?MDN2UWJDSkVGQ0FiaEhDd21BVDN3bUgvZktoR09lTU5PTnZBSkhwSlhQWEly?= =?utf-8?B?Nk5va2VhQkg5S29sVHBQOEdkWU1MQzdSVzVZdE9zVUladHJ5ZDZ2a2ExeDMz?= =?utf-8?B?UlVSNFk3alFycTRoTzBLcnpjcXJRem5qKzVaWGpDUHVIQTBLWm5xYzBXSm56?= =?utf-8?B?a01xbForYVZOMWpndFBJOFR2a2poRHBRdHJrUjVpWVllT013ellpYWZJSGVP?= =?utf-8?B?TlhJWWt1TndSYUJoTmVPeEl1S3RPRmp6QklGYW5wU2JUV3laVHpnNW5mdmRU?= =?utf-8?B?ekxpbTFuV0RrN1pvREQxRjI4Ulh0ZGU3Sm81Z1BWR3g2K1NpcVNZdWxVZVZS?= =?utf-8?B?cENXSlBXR0ZueHpXRTdCbEE2NWlGZDQ3RjRraDQ0aWJSMG5BSzRHWlBzUzlQ?= =?utf-8?B?Y1Q4dDVxZkU4VVMzVm9mK0tnZWQ4bmtGamdxNWtldnM1YlZ6bmUxbzR3T1RJ?= =?utf-8?B?RzZST1E0OVZHUFdVK3gyRDdmUGFud2tqUFhkZTU4a1lpQVVCazBwVVhObyt2?= =?utf-8?B?SDIwWXIvMzNJUjdZbkwwcUgxN2RUMHRkaUUraktFcEVyM3p2ZmlpczliTFVi?= =?utf-8?B?S3JWc0pkSVZMZXdWSE5wYkJWaHpOeCs0RkJEZi9wL2NvWmFabTNTNDB5bVJl?= =?utf-8?B?UmlPbnhvRDU3Y0V1RHh1K3d3UktNRWJhMlczV2s1dE50cXZSMllvbXB0L1JB?= =?utf-8?B?NE5SMmlVZWVtbXFuY2UvQ3l1dU1wOTRYWTZVOW5rNnB6cEhmN3NaR1o0c2VJ?= =?utf-8?B?SWx5bjZ2ekNCeU5ENEkxNm9YTlhkdW0rNmpoaVk1UVJVVUY4NlZQb3NDanVR?= =?utf-8?B?Z3NENERDRUpML1NwaXVIU3VGSEZBU3RvaWtLdE5FaFhiREYvdjJxWTdCSjIy?= =?utf-8?B?SnhjeGRJeVhtVGkzQit3ZWVwZ3l6dkg1Vnh0NHZwTHdTSXc4U0hJTUNwV1B0?= =?utf-8?B?blE1YmJYbHR1aTVNNjVKd2RtZjViK0NMRVlvRVFFb3p2T1ljQjhaQVhBK3NE?= =?utf-8?B?K0xTR2MvVGdkV0ZDRGl3ZWdMZmRuNWE2VGFyOHdZYWluTlJlTS85TklJdXRV?= =?utf-8?B?NHkxVGRWQ2Y4R3lpaTVMLzVGYlBMc0lxL1NBM3JZcW0wOUlQMkRTODFyOUhD?= =?utf-8?B?RWE3cjNhR0k5RXpKWXhCVlpsdjNtWmVBY2VvYTNRc2s5a0RSdS9IcmM0M3o3?= =?utf-8?Q?UnhtpPFsPAnVG?= X-Forefront-Antispam-Report: CIP:192.176.1.74; CTRY:SE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:oa.msg.ericsson.com; PTR:office365.se.ericsson.net; CAT:NONE; SFS:(13230040)(1800799024)(376014)(82310400026)(36860700013); DIR:OUT; SFP:1101; X-OriginatorOrg: ericsson.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Sep 2024 06:33:54.3007 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ac066d8d-ca88-4f2f-3f14-08dcd93e32d0 X-MS-Exchange-CrossTenant-Id: 92e84ceb-fbfd-47ab-be52-080c6b87953f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=92e84ceb-fbfd-47ab-be52-080c6b87953f; Ip=[192.176.1.74]; Helo=[oa.msg.ericsson.com] X-MS-Exchange-CrossTenant-AuthSource: AM3PEPF0000A79B.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR07MB8979 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add functionality to test and modify the value of individual bits in 32-bit or 64-bit words. These functions have no implications on memory ordering, atomicity and does not use volatile and thus does not prevent any compiler optimizations. Signed-off-by: Mattias Rönnblom Acked-by: Morten Brørup Acked-by: Tyler Retzlaff Acked-by: Jack Bond-Preston -- PATCH v3: * Remove unnecessary include. * Remove redundant 'fun' parameter from the __RTE_GEN_BIT_*() macros (Jack Bond-Preston). * Introduce __RTE_BIT_BIT_OPS() macro, consistent with how things are done when generating the atomic bit operations. * Refer to volatile bit op functions as variants instead of families (macro parameter naming). RFC v6: * Have rte_bit_test() accept const-marked bitsets. RFC v4: * Add rte_bit_flip() which, believe it or not, flips the value of a bit. * Mark macro-generated private functions as experimental. * Use macros to generate *assign*() functions. RFC v3: * Work around lack of C++ support for _Generic (Tyler Retzlaff). * Fix ','-related checkpatch warnings. --- lib/eal/include/rte_bitops.h | 260 ++++++++++++++++++++++++++++++++++- 1 file changed, 258 insertions(+), 2 deletions(-) diff --git a/lib/eal/include/rte_bitops.h b/lib/eal/include/rte_bitops.h index 449565eeae..6915b945ba 100644 --- a/lib/eal/include/rte_bitops.h +++ b/lib/eal/include/rte_bitops.h @@ -2,6 +2,7 @@ * Copyright(c) 2020 Arm Limited * Copyright(c) 2010-2019 Intel Corporation * Copyright(c) 2023 Microsoft Corporation + * Copyright(c) 2024 Ericsson AB */ #ifndef _RTE_BITOPS_H_ @@ -11,12 +12,14 @@ * @file * Bit Operations * - * This file defines a family of APIs for bit operations - * without enforcing memory ordering. + * This file provides functionality for low-level, single-word + * arithmetic and bit-level operations, such as counting or + * setting individual bits. */ #include +#include #include #ifdef __cplusplus @@ -105,6 +108,197 @@ extern "C" { #define RTE_FIELD_GET64(mask, reg) \ ((typeof(mask))(((reg) & (mask)) >> rte_ctz64(mask))) +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Test bit in word. + * + * Generic selection macro to test the value of a bit in a 32-bit or + * 64-bit word. The type of operation depends on the type of the @c + * addr parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_test(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_test32, \ + const uint32_t *: __rte_bit_test32, \ + uint64_t *: __rte_bit_test64, \ + const uint64_t *: __rte_bit_test64)(addr, nr) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Set bit in word. + * + * Generic selection macro to set a bit in a 32-bit or 64-bit + * word. The type of operation depends on the type of the @c addr + * parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_set(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_set32, \ + uint64_t *: __rte_bit_set64)(addr, nr) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Clear bit in word. + * + * Generic selection macro to clear a bit in a 32-bit or 64-bit + * word. The type of operation depends on the type of the @c addr + * parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_clear(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_clear32, \ + uint64_t *: __rte_bit_clear64)(addr, nr) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Assign a value to a bit in word. + * + * Generic selection macro to assign a value to a bit in a 32-bit or 64-bit + * word. The type of operation depends on the type of the @c addr parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + * @param value + * The new value of the bit - true for '1', or false for '0'. + */ +#define rte_bit_assign(addr, nr, value) \ + _Generic((addr), \ + uint32_t *: __rte_bit_assign32, \ + uint64_t *: __rte_bit_assign64)(addr, nr, value) + +/** + * @warning + * @b EXPERIMENTAL: this API may change without prior notice. + * + * Flip a bit in word. + * + * Generic selection macro to change the value of a bit to '0' if '1' + * or '1' if '0' in a 32-bit or 64-bit word. The type of operation + * depends on the type of the @c addr parameter. + * + * This macro does not give any guarantees in regards to memory + * ordering or atomicity. + * + * @param addr + * A pointer to the word to modify. + * @param nr + * The index of the bit. + */ +#define rte_bit_flip(addr, nr) \ + _Generic((addr), \ + uint32_t *: __rte_bit_flip32, \ + uint64_t *: __rte_bit_flip64)(addr, nr) + +#define __RTE_GEN_BIT_TEST(variant, qualifier, size) \ + __rte_experimental \ + static inline bool \ + __rte_bit_ ## variant ## test ## size(const qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + RTE_ASSERT(nr < size); \ + \ + uint ## size ## _t mask = (uint ## size ## _t)1 << nr; \ + return *addr & mask; \ + } + +#define __RTE_GEN_BIT_SET(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## set ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + RTE_ASSERT(nr < size); \ + \ + uint ## size ## _t mask = (uint ## size ## _t)1 << nr; \ + *addr |= mask; \ + } \ + +#define __RTE_GEN_BIT_CLEAR(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## clear ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + RTE_ASSERT(nr < size); \ + \ + uint ## size ## _t mask = ~((uint ## size ## _t)1 << nr); \ + (*addr) &= mask; \ + } \ + +#define __RTE_GEN_BIT_ASSIGN(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## assign ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr, bool value) \ + { \ + if (value) \ + __rte_bit_ ## variant ## set ## size(addr, nr); \ + else \ + __rte_bit_ ## variant ## clear ## size(addr, nr); \ + } + +#define __RTE_GEN_BIT_FLIP(variant, qualifier, size) \ + __rte_experimental \ + static inline void \ + __rte_bit_ ## variant ## flip ## size(qualifier uint ## size ## _t *addr, \ + unsigned int nr) \ + { \ + bool value; \ + \ + value = __rte_bit_ ## variant ## test ## size(addr, nr); \ + __rte_bit_ ## variant ## assign ## size(addr, nr, !value); \ + } + +#define __RTE_GEN_BIT_OPS(v, qualifier, size) \ + __RTE_GEN_BIT_TEST(v, qualifier, size) \ + __RTE_GEN_BIT_SET(v, qualifier, size) \ + __RTE_GEN_BIT_CLEAR(v, qualifier, size) \ + __RTE_GEN_BIT_ASSIGN(v, qualifier, size) \ + __RTE_GEN_BIT_FLIP(v, qualifier, size) + +#define __RTE_GEN_BIT_OPS_SIZE(size) \ + __RTE_GEN_BIT_OPS(,, size) + +__RTE_GEN_BIT_OPS_SIZE(32) +__RTE_GEN_BIT_OPS_SIZE(64) + /*------------------------ 32-bit relaxed operations ------------------------*/ /** @@ -787,6 +981,68 @@ rte_log2_u64(uint64_t v) #ifdef __cplusplus } + +/* + * Since C++ doesn't support generic selection (i.e., _Generic), + * function overloading is used instead. Such functions must be + * defined outside 'extern "C"' to be accepted by the compiler. + */ + +#undef rte_bit_test +#undef rte_bit_set +#undef rte_bit_clear +#undef rte_bit_assign +#undef rte_bit_flip + +#define __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, size, arg1_type, arg1_name) \ + static inline void \ + rte_bit_ ## fun(qualifier uint ## size ## _t *addr, \ + arg1_type arg1_name) \ + { \ + __rte_bit_ ## fun ## size(addr, arg1_name); \ + } + +#define __RTE_BIT_OVERLOAD_2(fun, qualifier, arg1_type, arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, 32, arg1_type, arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, 64, arg1_type, arg1_name) + +#define __RTE_BIT_OVERLOAD_SZ_2R(fun, qualifier, size, ret_type, arg1_type, \ + arg1_name) \ + static inline ret_type \ + rte_bit_ ## fun(qualifier uint ## size ## _t *addr, \ + arg1_type arg1_name) \ + { \ + return __rte_bit_ ## fun ## size(addr, arg1_name); \ + } + +#define __RTE_BIT_OVERLOAD_2R(fun, qualifier, ret_type, arg1_type, arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2R(fun, qualifier, 32, ret_type, arg1_type, \ + arg1_name) \ + __RTE_BIT_OVERLOAD_SZ_2R(fun, qualifier, 64, ret_type, arg1_type, \ + arg1_name) + +#define __RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, size, arg1_type, arg1_name, \ + arg2_type, arg2_name) \ + static inline void \ + rte_bit_ ## fun(uint ## size ## _t *addr, arg1_type arg1_name, \ + arg2_type arg2_name) \ + { \ + __rte_bit_ ## fun ## size(addr, arg1_name, arg2_name); \ + } + +#define __RTE_BIT_OVERLOAD_3(fun, qualifier, arg1_type, arg1_name, arg2_type, \ + arg2_name) \ + __RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, 32, arg1_type, arg1_name, \ + arg2_type, arg2_name) \ + __RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, 64, arg1_type, arg1_name, \ + arg2_type, arg2_name) + +__RTE_BIT_OVERLOAD_2R(test, const, bool, unsigned int, nr) +__RTE_BIT_OVERLOAD_2(set,, unsigned int, nr) +__RTE_BIT_OVERLOAD_2(clear,, unsigned int, nr) +__RTE_BIT_OVERLOAD_3(assign,, unsigned int, nr, bool, value) +__RTE_BIT_OVERLOAD_2(flip,, unsigned int, nr) + #endif #endif /* _RTE_BITOPS_H_ */ -- 2.34.1