From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 729AA45ACC; Sun, 6 Oct 2024 22:39:05 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6628140A77; Sun, 6 Oct 2024 22:37:56 +0200 (CEST) Received: from egress-ip42b.ess.de.barracuda.com (egress-ip42b.ess.de.barracuda.com [18.185.115.246]) by mails.dpdk.org (Postfix) with ESMTP id EF38A40698 for ; Sun, 6 Oct 2024 22:37:46 +0200 (CEST) Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02lp2235.outbound.protection.outlook.com [104.47.11.235]) by mx-outbound22-159.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Sun, 06 Oct 2024 20:37:45 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Ax/flJzdHrSsBFcYskB/QQ3BB4QID3c2uM8cB2dQjT81+4TlFAmkVIHkyVxTaEE72QXCRyMa0SvEKlbzkZwSHXdfO15puca94+9gK579eykboh6m0oQPyzoOBsFm/iJvsSHH8CvyZU05Z3n5C4rbPdAHG/rVXMougbTGGs+MDonT9ySu9qw/fKqYgNRvA2fP6aLKw7Xi+Br4CCDNv3J2D2PxnFA7frQu6Cgx8Tvb8C1IrsWcWLKHya+Fw9y9SYGHgmaKevu3FSThux40rENHNZGwXE0TnrTT7tkM2F9Y+DskTbB9CgD/UwGptlp4Z2cgYQOeQJkuTRjbdWV95IfsRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8mOZwTOQjN/VmvqOTyyI3UlmyNYhVLvJ4ZPU2J1XKNo=; b=HmGHqa9jHhAm+43Q7cyQw3PHNM1/RNooC7VyT9ApZf72bDS/kYY6uvED1PkNXf5z9RkUtkv3PC6Fa4MSkabzyUvG9XABKBsJb14CCSQWB+0WOLbkPluu+oHgx1U0WRAfoNGnae9YwP9oL1c8j6SLdxWOiXVi4jY8Jl0xxb3f9zZUPY8DPI09FcFp0D3ABAN3Hv0jfnIVG49fQt1nLP6U1LNblWPQ8b8cSTtsoW+pOlno2H78ZvcIYZwCsZTmYCuymQGK+K8NgaGRdOcaE4Hv5etgkcuA8nFh7ECaROzv71QyvW5RoH/rlZY3MFevv82N1kwfZzz/IW5+OY5LXjN3jg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8mOZwTOQjN/VmvqOTyyI3UlmyNYhVLvJ4ZPU2J1XKNo=; b=R2AGwqJ39kJu2UItZqcxtwj9VrmCQz6knrNzFbCFLKA2wJp+o2aO5TKAKZhafKXU7I1QLPcK5C6doCpg3HjljdxKr8lapbIM+x2xtXEvyZ/OE7Mhy+HHApk0ZL4b8UQUtgBjZdYhYoUuVphMpxpW2IoQsceRRyN56J7yi2pf+OE= Received: from AM6PR04CA0004.eurprd04.prod.outlook.com (2603:10a6:20b:92::17) by VI1P190MB0655.EURP190.PROD.OUTLOOK.COM (2603:10a6:800:128::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Sun, 6 Oct 2024 20:37:42 +0000 Received: from AMS0EPF00000190.eurprd05.prod.outlook.com (2603:10a6:20b:92:cafe::a3) by AM6PR04CA0004.outlook.office365.com (2603:10a6:20b:92::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.20 via Frontend Transport; Sun, 6 Oct 2024 20:37:42 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF00000190.mail.protection.outlook.com (10.167.16.213) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Sun, 6 Oct 2024 20:37:42 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 14/50] net/ntnic: add IP fragmenter (IFR) flow module Date: Sun, 6 Oct 2024 22:36:41 +0200 Message-ID: <20241006203728.330792-15-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241006203728.330792-1-sil-plv@napatech.com> References: <20241006203728.330792-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF00000190:EE_|VI1P190MB0655:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 598bbcf1-bc79-4668-98d4-08dce646ba3c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?aVptnezDyebblqtXj3xnI6whFngOZwSz9nsbtdXfZh9uuKlIKxwE77A+Ig2n?= =?us-ascii?Q?E+YzsC2AEb+XFw73ML6zKVjPk1IZZDSOkUsrFdlRxgjKmzLtkAri1+2Wx0AH?= =?us-ascii?Q?yG0Q7kTbmqpPgBNJNDe4yWYF9KkaM8vjMmh21upOMrJVAUusonwfcPuTCKbj?= =?us-ascii?Q?OxqfYKvY7DtzXjnNJH11NeKgGQku1wIfrHAQEMs2ajd3ImezG5NO9rqt71yT?= =?us-ascii?Q?gS9ja1PnyoSBHvmTek1mU6O9Ns1EnWGKeFQ5K2Cin51rGEY0IcdDPXi3dzKD?= =?us-ascii?Q?zjKXuW9Ssg0D8KpPaEJgPrnF1mf67LPgPr/V/TYrp2MXdAHpOQMB158TiR0u?= =?us-ascii?Q?k9KLA9QYK/hKmf6tVhSOE0uN2uD6D8yTibH3NeOZ9gKv1yPwC6elHZxhg8za?= =?us-ascii?Q?l7xzXKHH0p5+u+B2axxy/2DFGlRg/rbqaFCarRhbVq4QDKRLhb/KzKbE99N+?= =?us-ascii?Q?w3D7Fmkv30bR9aR5S1nKmy4f1DQhmitcTE1mzoPX6Lsc6M8gmYo7QmmXBcDN?= =?us-ascii?Q?WFfwOmcn4Aa6Wj43RIlQKV9AoSj8vWjZbNfkbZGodcsEj4M1LeUPRsUGX/cP?= =?us-ascii?Q?gGs5UeWeZIC12Bp6pV600880yFAsysle+wC1VhAi3qRm8EPFNIzR4v3xIPaK?= =?us-ascii?Q?SPfHrGqmJiOss4FGzUxyK6JAHVjKww3KmAL6qXJYkxxaZCnhTmqByjWkK/pZ?= =?us-ascii?Q?4z3lMJtwyE/G9LQNomASFnI6MkUybfnBlMWsS1YkLV40KfeSapEqRq53b+5q?= =?us-ascii?Q?KGWRSq2s4LVmRX9B26FyFpJteqQc6qONy+ExTXvwEsIE5kIMiaMGXbtDlHyz?= =?us-ascii?Q?ubfQqgJ7Rj+sUNEWNxdqD2P4G8/giGZ9WZwhunEDEZssGVq517PqhkZkdopm?= =?us-ascii?Q?KfosEP4Vf7oSg4HUvSaCcYJqKFlb7b6v7t+2tB2tb81CXW46ci/2Ok92peyF?= =?us-ascii?Q?P333l+Q49mzImxJr99aEfFC9fIdPTElm2v4YASzgt/PGmvNvF0OGCR1KaYxR?= =?us-ascii?Q?QGH07GItldeePWH3CllcOR+Q8l/76aHOG/Cvw/YhAjbLo7lRRduZuBehp08I?= =?us-ascii?Q?ZF5U19qbSReKWVxtmSolNj+iIa+5lzWpVwGBpCbny7yE5wrE1i1j/y0o5yvK?= =?us-ascii?Q?V6b4mJPH3/JJNbXARBD5niNi6c0CEkSl4u6xQZl1HrMUXOcsdTDf3iKzh+Q7?= =?us-ascii?Q?gt1PEnSDjq9HVezdw2ZNl0LkAc1jFEWjShfLs9olKcZEHoI/Xt4eIRoU4zBS?= =?us-ascii?Q?B39S4NyX8RdgUN+Mg+kM/h51/Oi8ov2C72/WKuW+9xjB0dZgCNaDqVF6OgmK?= =?us-ascii?Q?mqkniCfR/jAK8FqZiVcWEEs4T7MBebR+IhrdvtZMD4t1suj5vBjgBeW30Rgu?= =?us-ascii?Q?ArUm3sh9ryNkgwbKuInq91mIpgMa?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: +EArPheOwwFga/MYg2BIWQITtUu1Zbzj3BHtjz5HJca1GvcwcSVD60iY2Nqp7LbQ0z6DMAkQiNiPzk4hVxhxgwvqZeg34YFc/1/uaMNsbCJxzYRZdwyThjmEzjAbHBcL0p28VwT3ER5W2h98x+ibnWt2Z6C5qtQ695t1sX052bHnMYuN3yyf8xhQ/BTXCBYzvyeEqkZybUfGnFwqBKmlYn0AjVcy86rapjSqUoNz/MsdVudIMN5NYg9FR9uqwRX3RePTrsMRhc0TnJMU3mbK4IyShaunAi76f/o5TSqzcGZKKj9s4m5lVQrDtgayWVRB1rqF8ZyF6dafypPik2I7ftv9wbgrIb48QyCBu8jOB8dB+NNKoppKpT+nnOKozfWyiZBPRyWdhptOtVDNU8RGjfeYaKpRomrkKDtYeWzJGODUe3utgP+AzsJMSMO/bg24141bllhSjqu0skKZggiqVLkYG0VwhxZVITbb19dcLdFHPNh5Nh5clfVG3vD9qQ+9b4gqFxgHteymLixrJJZbsBiSY6LH7ly72NTQov/CMeqq+KEeTAXy2c6GAZqesCb/thZNhH761+Td+leQZ+i2fMDKvctvs/oR2jJrtwDh1UnXlQ42HCKQnxhoA/VhEnZvqA08QMnXN9oCjHJVfo5/AQ== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Oct 2024 20:37:42.4994 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 598bbcf1-bc79-4668-98d4-08dce646ba3c X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF00000190.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1P190MB0655 X-BESS-ID: 1728247065-305791-12645-147780-1 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.11.235 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpZGhuZAVgZQMCnR1CDJwMzCwt zIyCIxOdXM1MDIKMXIwtzU2NLEwtBYqTYWAMTvH9dBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259547 [from cloudscan23-175.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The IP Fragmenter module can fragment outgoing packets based on a programmable MTU. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 12 ++++ .../ntnic/nthw/flow_filter/flow_nthw_ifr.c | 68 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_ifr.h | 43 ++++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../nthw/supported/nthw_fpga_reg_defs_ifr.h | 42 ++++++++++++ 7 files changed, 168 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 317b696d5f..1ca34d8b47 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -48,6 +48,7 @@ sources = files( 'nthw/flow_api/flow_filter.c', 'nthw/flow_filter/flow_nthw_cat.c', 'nthw/flow_filter/flow_nthw_flm.c', + 'nthw/flow_filter/flow_nthw_ifr.c', 'nthw/flow_filter/flow_nthw_info.c', 'nthw/flow_filter/flow_nthw_km.c', 'nthw/model/nthw_fpga_model.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index 8703a4c712..5d2c09d52a 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -6,6 +6,7 @@ #include #include "flow_nthw_info.h" +#include "flow_nthw_ifr.h" #include "flow_nthw_cat.h" #include "flow_nthw_km.h" #include "flow_nthw_flm.h" @@ -27,6 +28,7 @@ static struct backend_dev_s { struct cat_nthw *p_cat_nthw; struct km_nthw *p_km_nthw; struct flm_nthw *p_flm_nthw; + struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; #define CHECK_DEBUG_ON(be, mod, inst) \ @@ -1407,6 +1409,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_flm_nthw = NULL; } + /* Init nthw IFR */ + if (ifr_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct ifr_nthw *ifrnthw = ifr_nthw_new(); + ifr_nthw_init(ifrnthw, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_ifr_nthw = ifrnthw; + + } else { + be_devs[physical_adapter_no].p_ifr_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c new file mode 100644 index 0000000000..849c599e32 --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c @@ -0,0 +1,68 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_ifr.h" + +struct ifr_nthw *ifr_nthw_new(void) +{ + struct ifr_nthw *p = malloc(sizeof(struct ifr_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +int ifr_nthw_init(struct ifr_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_IFR, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: Ifr %d: no such instance\n", p_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_ifr = nthw_fpga_query_module(p_fpga, MOD_IFR, n_instance); + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_ifr, IFR_RCP_CTRL); + p->mp_rcp_addr = nthw_register_get_field(p->mp_rcp_ctrl, IFR_RCP_CTRL_ADR); + p->mp_rcp_cnt = nthw_register_get_field(p->mp_rcp_ctrl, IFR_RCP_CTRL_CNT); + + p->mp_rcp_data = nthw_module_get_register(p->m_ifr, IFR_RCP_DATA); + p->mp_rcp_data_ipv4_en = nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV4_EN); + p->mp_rcp_data_ipv6_en = nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV6_EN); + p->mp_rcp_data_mtu = nthw_register_get_field(p->mp_rcp_data, IFR_RCP_DATA_MTU); + p->mp_rcp_data_ipv4_df_drop = + nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV4_DF_DROP); + p->mp_rcp_data_ipv6_drop = + nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV6_DROP); + + p->mp_df_buf_ctrl = nthw_module_get_register(p->m_ifr, IFR_DF_BUF_CTRL); + p->mp_df_buf_ctrl_available = + nthw_register_get_field(p->mp_df_buf_ctrl, IFR_DF_BUF_CTRL_AVAILABLE); + p->mp_df_buf_ctrl_mtu_profile = + nthw_register_get_field(p->mp_df_buf_ctrl, IFR_DF_BUF_CTRL_MTU_PROFILE); + + p->mp_df_buf_data = nthw_module_get_register(p->m_ifr, IFR_DF_BUF_DATA); + p->mp_df_buf_data_fifo_dat = + nthw_register_get_field(p->mp_df_buf_data, IFR_DF_BUF_DATA_FIFO_DAT); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h new file mode 100644 index 0000000000..439aafbfbc --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h @@ -0,0 +1,43 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef __FLOW_NTHW_IFR_H__ +#define __FLOW_NTHW_IFR_H__ + +#include + +#include "nthw_fpga_model.h" + +struct ifr_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_ifr; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_addr; + nthw_field_t *mp_rcp_cnt; + + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_ipv4_en; + nthw_field_t *mp_rcp_data_ipv6_en; + nthw_field_t *mp_rcp_data_mtu; + nthw_field_t *mp_rcp_data_ipv4_df_drop; + nthw_field_t *mp_rcp_data_ipv6_drop; + + nthw_register_t *mp_df_buf_ctrl; + nthw_field_t *mp_df_buf_ctrl_available; + nthw_field_t *mp_df_buf_ctrl_mtu_profile; + + nthw_register_t *mp_df_buf_data; + nthw_field_t *mp_df_buf_data_fifo_dat; +}; + +struct ifr_nthw *ifr_nthw_new(void); +int ifr_nthw_init(struct ifr_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int ifr_nthw_setup(struct ifr_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* __FLOW_NTHW_IFR_H__ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index 01254f7f5d..6b2b5334da 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -21,6 +21,7 @@ #define MOD_GPIO_PHY (0xbbe81659UL) #define MOD_HIF (0x7815363UL) #define MOD_I2CM (0x93bc7780UL) +#define MOD_IFR (0x9b01f1e6UL) #define MOD_IIC (0x7629cddbUL) #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 0c153e21ed..38b222363e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -20,6 +20,7 @@ #include "nthw_fpga_reg_defs_gpio_phy.h" #include "nthw_fpga_reg_defs_hif.h" #include "nthw_fpga_reg_defs_i2cm.h" +#include "nthw_fpga_reg_defs_ifr.h" #include "nthw_fpga_reg_defs_iic.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h new file mode 100644 index 0000000000..5636e94e07 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h @@ -0,0 +1,42 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_ifr.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_IFR_ +#define _NTHW_FPGA_REG_DEFS_IFR_ + +/* IFR */ +#define NTHW_MOD_IFR (0x9b01f1e6UL) +#define IFR_COUNTERS_CTRL (0x92ba13e6UL) +#define IFR_COUNTERS_CTRL_ADR (0xecdeeda8UL) +#define IFR_COUNTERS_CTRL_CNT (0xfcd67479UL) +#define IFR_COUNTERS_DATA (0x3d6b91ffUL) +#define IFR_COUNTERS_DATA_DROP (0x3ee57cc0UL) +#define IFR_DF_BUF_CTRL (0xf60805e4UL) +#define IFR_DF_BUF_CTRL_AVAILABLE (0x158f09c3UL) +#define IFR_DF_BUF_CTRL_MTU_PROFILE (0x7cb4bc5aUL) +#define IFR_DF_BUF_DATA (0x59d987fdUL) +#define IFR_DF_BUF_DATA_FIFO_DAT (0xdbfdf650UL) +#define IFR_RCP_CTRL (0xc6dfc47eUL) +#define IFR_RCP_CTRL_ADR (0x68600d59UL) +#define IFR_RCP_CTRL_CNT (0x78689488UL) +#define IFR_RCP_DATA (0x690e4667UL) +#define IFR_RCP_DATA_IPV4_DF_DROP (0xbfd1ca18UL) +#define IFR_RCP_DATA_IPV4_EN (0xb48ee13aUL) +#define IFR_RCP_DATA_IPV6_DROP (0x4fbf34a2UL) +#define IFR_RCP_DATA_IPV6_EN (0x1e8729b1UL) +#define IFR_RCP_DATA_MTU (0xa436ee13UL) + +#endif /* _NTHW_FPGA_REG_DEFS_IFR_ */ + +/* + * Auto-generated file - do *NOT* edit + */ -- 2.45.0