From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 55DC445B04; Thu, 10 Oct 2024 16:14:35 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6BA1D4065C; Thu, 10 Oct 2024 16:14:31 +0200 (CEST) Received: from egress-ip42b.ess.de.barracuda.com (egress-ip42b.ess.de.barracuda.com [18.185.115.246]) by mails.dpdk.org (Postfix) with ESMTP id 169FC4026B for ; Thu, 10 Oct 2024 16:14:27 +0200 (CEST) Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02lp2106.outbound.protection.outlook.com [104.47.11.106]) by mx-outbound20-48.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Thu, 10 Oct 2024 14:14:25 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=nlzJm/tc6xHAPQXc1mkZccWxRtn7mNXvRM1BHrNt2crT0xdDlzJvtshjJLxYHpKCIpIl7jw1kpoLnLXPAY+Dt2ldWc++4czARfKF1p0eVWAemvd+UpA7Py7H80HI/lDuH/4SBGzoOq7C7EQddshgGbXfUUZPafbHhH+9wZMo9ZLVfh8yO/O8hqOQgLB0TRDbKg5CTQrFUXugdR8rrT9f/Qe6MDEkfnh0EKlFDV+AEJt97wSWFTX2+ILNvsXLf68HAqqQkCEhQD9Q2D27JcNUmkUsHZOmBDD/iO5o0v6F6Xn/OYXwsl2C/u7M3rBP4iP5ArUWTqh3zsk/yKRoj/50Ew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Nqsv8iprKZMz6N5+NYPOhuhJHfu8M2JGwKIvOcjGVyg=; b=MQ5J26uYhu0Zayq8DN/5mnW+FFon5bGg2hpQfkpraHt/3fZWZNyJgTqN2caD/wfJLKPPAycfswvE1pL2odeaZj5/XG+JicftDJpUAaPozDgYk1gBby3q96G858b5BZ97Maa6yprQNRbSfy8JP/3b50gM9QqKVY/361HADuY6/9oOdrs2PiMgkngQKHxTmNDvq1M/hxGH7BmKy5sfeKt7UHmnPKtGyO8+Vi+chy988/RdoXgcXrFEBmfoDVeqgAICTzGlbIB+8kRNpJJIWyMDQmmePAm+37cLeiIlZp5uSrnacNJs5onTtLab4uyqLQMU+kpzNNXpG6ZLaNqVVdZ1Mg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Nqsv8iprKZMz6N5+NYPOhuhJHfu8M2JGwKIvOcjGVyg=; b=AJ82M0W0eN1VXyq4mMEehZArSJ519tFEeyA0pgFZ3ijlex7xDuJxA9oSEGHjQ4yOi1j915ovrAKeHhFiB+M6Zm3/OpG1fWG5bih2IGzy9z5Ie++way+nDpcuiJw7bH21bFbS5lVKqT4jMk5NDON2n06aFx76zFtdtZFVQn4Hj7M= Received: from DU2PR04CA0081.eurprd04.prod.outlook.com (2603:10a6:10:232::26) by VI2P190MB2086.EURP190.PROD.OUTLOOK.COM (2603:10a6:800:22d::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.16; Thu, 10 Oct 2024 14:14:22 +0000 Received: from DU6PEPF0000B61B.eurprd02.prod.outlook.com (2603:10a6:10:232:cafe::9b) by DU2PR04CA0081.outlook.office365.com (2603:10a6:10:232::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.17 via Frontend Transport; Thu, 10 Oct 2024 14:14:22 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DU6PEPF0000B61B.mail.protection.outlook.com (10.167.8.132) with Microsoft SMTP Server id 15.20.8048.13 via Frontend Transport; Thu, 10 Oct 2024 14:14:20 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v3 01/50] net/ntnic: update NT NiC PMD driver with FPGA version Date: Thu, 10 Oct 2024 16:13:16 +0200 Message-ID: <20241010141416.4063591-2-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241010141416.4063591-1-sil-plv@napatech.com> References: <20241006203728.330792-2-sil-plv@napatech.com> <20241010141416.4063591-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF0000B61B:EE_|VI2P190MB2086:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: b106dca6-9b8c-4fd4-85c1-08dce935d602 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|36860700013|1800799024|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?CcRCIEEQhMQrDKpmG/81wF7sZXIdIjsoWS5uPFxcePLg276f5ZHKRhx02NXI?= =?us-ascii?Q?Mhra4/C8Gy9ZKHqL6hSq0u45JJzv7a+CT4vGEhS8n9LGsyJyt0T6X++dkfpj?= =?us-ascii?Q?y84MokX3YE9+Da5H0tTzeAKY6Dux7wvptecukTxXEZue39HX97CEkWg4HJ5H?= =?us-ascii?Q?e3kiODvHEVfRO9Gh7iUye+UsPUsq1guXrWB21BBHYm0Wow1eT8sCBDQeJQK7?= =?us-ascii?Q?ym5WZFJV7M1DLl7uZQOJqxFMCE1Ybyecu+b+AYEKb+0avKD2SvAgxkC8vDBt?= =?us-ascii?Q?dJ0hnY4y+8Q/4zvRuFLus+cuoL9DHKqqmRi23s7ggHWi9LiuRevXLdESLedW?= =?us-ascii?Q?TZMraLEQN3JpHhgpcsZYb5udluSRxxrI9a2n+SDx9vZk98BshLoDAj5smFTD?= =?us-ascii?Q?FDRSSvmNcqvJbB18UoF6GiUyiR21jRbQz0jAV7s5X/E7XPilpVoIEJ9cA3bi?= =?us-ascii?Q?jV6O8CtAjdtouI5CdfR3Xb8DpRMEuVakohbRGRQheN/1DQDVvzmN/yO5yg0x?= =?us-ascii?Q?BVGsl40RIex2jexdqzc6RXmBlCwyROx8FdWSnQVZyfL4KUiUO8OXUo4o6TZZ?= =?us-ascii?Q?sklKhtkfwxf/7kgcR1NrBoVSFELAoiKCDBwZ6Bv4v/1p8WmimohChsZidky8?= =?us-ascii?Q?RQg0h46KAca7vZBDj2emAW6f6C6zlUbQG34Gq9/cUItzdIvZgOgJcYGNg3yt?= =?us-ascii?Q?PvHYdxxoypujNAsKot89DP6bYGlmPF+PpIqJSnvaFFqOTRAqNuQG5uAdA2dM?= =?us-ascii?Q?5+fCO3O7jSADp112C7wz9xXYFGqLOR4HiOTAOkYlHcL3JAufs+TTO1mkevVR?= =?us-ascii?Q?xHTanRg0CEfy5DErcOXfgwnnDzdiLL5NEJCTMHtBmDjkDO4eEWCS4VN7Xo0f?= =?us-ascii?Q?HDb6nL0YNPCych/gde/XHOW8FqQrIyiN2o/eSju0ALBCmNtBPKQkGuWmIFPH?= =?us-ascii?Q?GylUTCqEtVD+hgwSne6JvKOL10NK1oW2IFy8hbxwlvOj2HiHnkyec3UX9j6b?= =?us-ascii?Q?IAMbQzCrIO3dYtWL4XSxzJlRs5obuInlv/7H+fQCmdOuZWBrnmeA+3sZ8NLI?= =?us-ascii?Q?YwBL47M/nenp6iziWV2DfNXEnF0leXvNPgdoGZHIHW2RYgL5FILM5aSicXaU?= =?us-ascii?Q?nWdngxRfrElHaR8x5PweDU2H01r1zDbtSM2e2Xuj3ha2EVn94NlqQcp/Q8AI?= =?us-ascii?Q?488Q39RU6g4cR11EndU4XNZ4plRrj1EFKPfv2qo8MaFucMN2Y32o1p0ZEtke?= =?us-ascii?Q?hV4hT07VY+igT/7mMaTWgYiZTU/VKqAuCUCWsPn84fNJE6ADN1N1qp6Qq97o?= =?us-ascii?Q?bqMGAtDmJxULm/ZCTiYhHfeeeHOxRdDIjV94MSlg2JFGHr8TnhIe84jrc19z?= =?us-ascii?Q?GMvlupfMI5uYbwd0zu+2KeMYGzuo?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(36860700013)(1800799024)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: +r2V2DC+r/C1v0rctPURE8qbHw/WPgcYDn7TycEkv0zo62zXlMlb/bCE7H5Gd0IcaCC4y9sbJyYBbuxAIulBDfvYBKrNNUOy+cp9VvrZTUJwJl1IVfh+VvDBmiyEgkvf7ObhhUdI/dmsGAK6iJKXw6ZVjSCZDkScmhsUW0ybLqoL4wrOyR2jzbchCOmJLHA8LcxtE6npzxiCUupj0o29/yU7jZM9DgpiINsVFbiCb/60t3d09EA1Ns557H0K5MaKpvr6TpzNTbsXDSU9Wtg9PS9w50UOcPCE3CA4jN9GdMpt3danZyXX5tbM5i2v7SuPS/IiJmNoFqw3kat9uIp3skexyRelUi41wKb+MU3Zfu057h0Ip5EHHDSJHxxbBug2LLJqNSNDfqjG2RG/bcuMbIJzqLwHeR0bf75y5+0qlAPMXdFQp5w/zc8qIPviaYbRqVF7h91Gcif1YS5cukR0AwJ9d18cToUWkx9zrEa/Che0kL7Yqu2rIhKBnp0tvNnc26kpMhicl0i+V34ouVNpVyAjsru+hxcvBjE1R2I+POoDLlJaeh2jl71Qgdh9Z6dKb9H7TNNDT8jIFcBcHwu2561EW8rDwKrmHngIpNkTDDJWwGAl17kprw8lgZiJQhgeWwHx2lwzxj1NLRuw7rxtEFAnDNFcLu2vl7v7BwUedaY= X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Oct 2024 14:14:20.9983 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b106dca6-9b8c-4fd4-85c1-08dce935d602 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000B61B.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI2P190MB2086 X-BESS-ID: 1728569665-305168-12641-25831-1 X-BESS-VER: 2019.1_20241004.2057 X-BESS-Apparent-Source-IP: 104.47.11.106 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpaGxgZAVgZQ0MjAMMnAPNEiNd U8zdTcODHVIMXUwMg81cIy2dIgzcRMqTYWAL6Em8JBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259630 [from cloudscan19-117.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets Update base FPGA files to the new version(39->49) Fix code style problems Update documentation Signed-off-by: Oleksandr Kolomeiets --- v2 * Update release notes --- doc/guides/rel_notes/release_24_11.rst | 3 ++ drivers/net/ntnic/meson.build | 2 +- .../net/ntnic/nthw/model/nthw_fpga_model.c | 11 +++--- ...9_0000.c => nthw_fpga_9563_055_049_0000.c} | 34 +++++++++---------- .../nthw/supported/nthw_fpga_instances.c | 2 +- .../nthw/supported/nthw_fpga_instances.h | 2 +- 6 files changed, 28 insertions(+), 26 deletions(-) rename drivers/net/ntnic/nthw/supported/{nthw_fpga_9563_055_039_0000.c => nthw_fpga_9563_055_049_0000.c} (98%) diff --git a/doc/guides/rel_notes/release_24_11.rst b/doc/guides/rel_notes/release_24_11.rst index 9bfc719e02..4131b7dc57 100644 --- a/doc/guides/rel_notes/release_24_11.rst +++ b/doc/guides/rel_notes/release_24_11.rst @@ -98,6 +98,9 @@ New Features * Added SR-IOV VF support. * Added recent 1400/14000 and 15000 models to the supported list. +* **Update Napatech ntnic net driver [EXPERIMENTAL].** + + * Update supported version of the FPGA to 9563.55.49 Removed Items ------------- diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 9df2378f7c..e9f2110b8f 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -26,7 +26,7 @@ sources = files( 'link_mgmt/link_100g/nt4ga_link_100g.c', 'link_mgmt/nt4ga_link.c', 'nim/i2c_nim.c', - 'nthw/supported/nthw_fpga_9563_055_039_0000.c', + 'nthw/supported/nthw_fpga_9563_055_049_0000.c', 'nthw/supported/nthw_fpga_instances.c', 'nthw/supported/nthw_fpga_mod_str_map.c', 'nthw/core/nt200a0x/clock_profiles/nthw_fpga_clk9563.c', diff --git a/drivers/net/ntnic/nthw/model/nthw_fpga_model.c b/drivers/net/ntnic/nthw/model/nthw_fpga_model.c index 8ed00248ea..f8e6da2d7f 100644 --- a/drivers/net/ntnic/nthw/model/nthw_fpga_model.c +++ b/drivers/net/ntnic/nthw/model/nthw_fpga_model.c @@ -31,8 +31,7 @@ static const char *get_bus_name(int n_bus_type_id) if (n_bus_type_id >= 1 && n_bus_type_id <= (int)ARRAY_SIZE(sa_nthw_fpga_bus_type_str)) return sa_nthw_fpga_bus_type_str[n_bus_type_id]; - else - return "ERR"; + return "ERR"; } /* @@ -1146,16 +1145,16 @@ static int nthw_field_wait_cond32(const nthw_field_t *p, enum nthw_field_match e while (true) { uint32_t val = nthw_field_get_updated(p); - if (e_match == NTHW_FIELD_MATCH_SET_ANY && val != 0) { + if (e_match == NTHW_FIELD_MATCH_SET_ANY && val != 0) return 0; - } else if (e_match == NTHW_FIELD_MATCH_SET_ALL && val == n_mask) { + if (e_match == NTHW_FIELD_MATCH_SET_ALL && val == n_mask) return 0; - } else if (e_match == NTHW_FIELD_MATCH_CLR_ALL && val == 0) { + if (e_match == NTHW_FIELD_MATCH_CLR_ALL && val == 0) return 0; - } else if (e_match == NTHW_FIELD_MATCH_CLR_ANY) { + if (e_match == NTHW_FIELD_MATCH_CLR_ANY) { uint32_t mask = nthw_field_get_mask(p); if (val != mask) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_039_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c similarity index 98% rename from drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_039_0000.c rename to drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index e26a275958..cbebcff541 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_039_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -179,7 +179,7 @@ static nthw_fpga_register_init_s gpio_phy_registers[] = { }; static nthw_fpga_field_init_s hif_build_time_fields[] = { - { HIF_BUILD_TIME_TIME, 32, 0, 1713859545 }, + { HIF_BUILD_TIME_TIME, 32, 0, 1726740521 }, }; static nthw_fpga_field_init_s hif_config_fields[] = { @@ -202,7 +202,7 @@ static nthw_fpga_field_init_s hif_prod_id_ex_fields[] = { static nthw_fpga_field_init_s hif_prod_id_lsb_fields[] = { { HIF_PROD_ID_LSB_GROUP_ID, 16, 16, 9563 }, - { HIF_PROD_ID_LSB_REV_ID, 8, 0, 39 }, + { HIF_PROD_ID_LSB_REV_ID, 8, 0, 49 }, { HIF_PROD_ID_LSB_VER_ID, 8, 8, 55 }, }; @@ -247,27 +247,27 @@ static nthw_fpga_field_init_s hif_test1_fields[] = { }; static nthw_fpga_field_init_s hif_uuid0_fields[] = { - { HIF_UUID0_UUID0, 32, 0, 1237800326 }, + { HIF_UUID0_UUID0, 32, 0, 1021928912 }, }; static nthw_fpga_field_init_s hif_uuid1_fields[] = { - { HIF_UUID1_UUID1, 32, 0, 3057550372 }, + { HIF_UUID1_UUID1, 32, 0, 2998983545 }, }; static nthw_fpga_field_init_s hif_uuid2_fields[] = { - { HIF_UUID2_UUID2, 32, 0, 2445752330 }, + { HIF_UUID2_UUID2, 32, 0, 827210969 }, }; static nthw_fpga_field_init_s hif_uuid3_fields[] = { - { HIF_UUID3_UUID3, 32, 0, 1864147557 }, + { HIF_UUID3_UUID3, 32, 0, 462142918 }, }; static nthw_fpga_register_init_s hif_registers[] = { - { HIF_BUILD_TIME, 16, 32, NTHW_FPGA_REG_TYPE_RO, 1713859545, 1, hif_build_time_fields }, + { HIF_BUILD_TIME, 16, 32, NTHW_FPGA_REG_TYPE_RO, 1726740521, 1, hif_build_time_fields }, { HIF_CONFIG, 24, 7, NTHW_FPGA_REG_TYPE_RW, 0, 3, hif_config_fields }, { HIF_CONTROL, 40, 13, NTHW_FPGA_REG_TYPE_MIXED, 4097, 3, hif_control_fields }, { HIF_PROD_ID_EX, 112, 32, NTHW_FPGA_REG_TYPE_RO, 1, 3, hif_prod_id_ex_fields }, - { HIF_PROD_ID_LSB, 0, 32, NTHW_FPGA_REG_TYPE_RO, 626734887, 3, hif_prod_id_lsb_fields }, + { HIF_PROD_ID_LSB, 0, 32, NTHW_FPGA_REG_TYPE_RO, 626734897, 3, hif_prod_id_lsb_fields }, { HIF_PROD_ID_MSB, 8, 22, NTHW_FPGA_REG_TYPE_RO, 200, 2, hif_prod_id_msb_fields }, { HIF_SAMPLE_TIME, 96, 1, NTHW_FPGA_REG_TYPE_WO, 0, 1, hif_sample_time_fields }, { HIF_STATUS, 32, 10, NTHW_FPGA_REG_TYPE_MIXED, 0, 3, hif_status_fields }, @@ -277,10 +277,10 @@ static nthw_fpga_register_init_s hif_registers[] = { { HIF_STAT_TX, 80, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, hif_stat_tx_fields }, { HIF_TEST0, 48, 32, NTHW_FPGA_REG_TYPE_RW, 287454020, 1, hif_test0_fields }, { HIF_TEST1, 56, 32, NTHW_FPGA_REG_TYPE_RW, 2864434397, 1, hif_test1_fields }, - { HIF_UUID0, 128, 32, NTHW_FPGA_REG_TYPE_RO, 1237800326, 1, hif_uuid0_fields }, - { HIF_UUID1, 144, 32, NTHW_FPGA_REG_TYPE_RO, 3057550372, 1, hif_uuid1_fields }, - { HIF_UUID2, 160, 32, NTHW_FPGA_REG_TYPE_RO, 2445752330, 1, hif_uuid2_fields }, - { HIF_UUID3, 176, 32, NTHW_FPGA_REG_TYPE_RO, 1864147557, 1, hif_uuid3_fields }, + { HIF_UUID0, 128, 32, NTHW_FPGA_REG_TYPE_RO, 1021928912, 1, hif_uuid0_fields }, + { HIF_UUID1, 144, 32, NTHW_FPGA_REG_TYPE_RO, 2998983545, 1, hif_uuid1_fields }, + { HIF_UUID2, 160, 32, NTHW_FPGA_REG_TYPE_RO, 827210969, 1, hif_uuid2_fields }, + { HIF_UUID3, 176, 32, NTHW_FPGA_REG_TYPE_RO, 462142918, 1, hif_uuid3_fields }, }; static nthw_fpga_field_init_s iic_adr_fields[] = { @@ -1071,7 +1071,7 @@ static nthw_fpga_module_init_s fpga_modules[] = { static nthw_fpga_prod_param_s product_parameters[] = { { NT_BUILD_NUMBER, 0 }, - { NT_BUILD_TIME, 1713859545 }, + { NT_BUILD_TIME, 1726740521 }, { NT_CATEGORIES, 64 }, { NT_CAT_DCT_PRESENT, 0 }, { NT_CAT_END_OFS_SUPPORT, 0 }, @@ -1101,7 +1101,7 @@ static nthw_fpga_prod_param_s product_parameters[] = { { NT_FLM_CACHE, 1 }, { NT_FLM_CATEGORIES, 32 }, { NT_FLM_ENTRY_SIZE, 64 }, - { NT_FLM_LOAD_APS_MAX, 260000000 }, + { NT_FLM_LOAD_APS_MAX, 270000000 }, { NT_FLM_LOAD_LPS_MAX, 300000000 }, { NT_FLM_PRESENT, 1 }, { NT_FLM_PRIOS, 4 }, @@ -1176,7 +1176,7 @@ static nthw_fpga_prod_param_s product_parameters[] = { { NT_QUEUES, 128 }, { NT_RAC_RAB_INTERFACES, 3 }, { NT_RAC_RAB_OB_UPDATE, 0 }, - { NT_REVISION_ID, 39 }, + { NT_REVISION_ID, 49 }, { NT_RMC_LAG_GROUPS, 1 }, { NT_RMC_PRESENT, 1 }, { NT_ROA_CATEGORIES, 1024 }, @@ -1225,6 +1225,6 @@ static nthw_fpga_prod_param_s product_parameters[] = { { 0, -1 }, /* END */ }; -nthw_fpga_prod_init_s nthw_fpga_9563_055_039_0000 = { - 200, 9563, 55, 39, 0, 0, 1713859545, 152, product_parameters, 15, fpga_modules, +nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 15, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c index 4fe7f7ea94..c8a310c415 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c @@ -5,4 +5,4 @@ #include "nthw_fpga_instances.h" -nthw_fpga_prod_init_s *nthw_fpga_instances[] = { &nthw_fpga_9563_055_039_0000, NULL }; +nthw_fpga_prod_init_s *nthw_fpga_instances[] = { &nthw_fpga_9563_055_049_0000, NULL }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h index d0e6f7b429..3e5983f763 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h @@ -6,4 +6,4 @@ #include "fpga_model.h" extern nthw_fpga_prod_init_s *nthw_fpga_instances[]; -extern nthw_fpga_prod_init_s nthw_fpga_9563_055_039_0000; +extern nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000; -- 2.45.0