From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C12C045B17; Fri, 11 Oct 2024 20:52:33 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 820F2410DF; Fri, 11 Oct 2024 20:52:22 +0200 (CEST) Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2043.outbound.protection.outlook.com [40.107.92.43]) by mails.dpdk.org (Postfix) with ESMTP id 4D7B6410D4 for ; Fri, 11 Oct 2024 20:52:21 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=K4W5ne9D5A4N0rbUv0dysP7BJaCIcb1oJBFeeZ/4NTK1RqOSk/Xjeh+wirVAiw9s2dp6H9jgu3va0SS/gXVGo5obwmMwtGIKmi/7eYjZhJj55MflGdJtVcxU2p5pXBj5YMe8iboOGayzkV/hhpMZHMeM+gh/2A4ByeM5eTmxcxgv0Mo2i/S0xoAnMx2Z+L1d+g5FyAqlqLx/w+PFWOVxUjDfTQyBAd+3uI023FZNLkQx0cmsSrWaNmF2CDZkEiu5fNM5ifKqWvm1hHOILKHdvZACU0/YIQtDdgGpX5RSNXqE9LY6TJsQfzzP1OurNZNziJlBstn0eXBYotMmGdP7Rg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LCtzXbAsh4HWQkswncWHkXmGc0ou05J8O1SXWlf/kLY=; b=F7aJS4SUHYH1G7amKxwFo4DJ/0wmwoceQvgztqOeL79uiZ76RfsPckOl86O98zKiwUxFTa6+RYME0shpPjH48iRKQTZU8unKFTZ+gurk7VNwlbCGkBMn9V9DqrAfcTxwMavDC3iChpONtBOqceb5yXH1pcWTHOzlYe5MKxwLYfw2DfeKvRde3RU/yoFA4UPus+569DJHGQSaUs5YWIERY6FT2xslwHAYk9V/BsR8j96edhRVn8KkuGW3uMWL3GL7OMPus28+TlKRPSGAFjx4J3/I5CaFpCadGqFESXP+8bOmRaUdBAzyWT+4OYK6Iw/qmC9j2AExXdlnC5ZZqItJMw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LCtzXbAsh4HWQkswncWHkXmGc0ou05J8O1SXWlf/kLY=; b=JqaqANuNLMr/AdgqimQ0CymaxcorgOt+qF+XZV/8/Vq8ifMb0dUZKKHyFhW3aCjryGAxq1dX7NMxh5nN1UIylY6YJt3U6vV23qYwpWoYXxDsD07ekOGc60zkBUQC7Ald9SZofteVTWzO12+Gf3gfwtESl+opxgH5aW2o8qZRAvY1Y5Ux4ijVciPzNiczKbEFpeLy1s6acYKX0Hxdn7ioUi8AY2DSrdJybyGiMu5BRCqWbpfxXvh9f/LFisKWvCkL/6V0+uFOzV76VLw2V97BlonPOHusVUvgBtaPGDXQEWmBWq0dmwi1py04Xqe/cZ52L6JCJcuqMzenMXZdet5Xng== Received: from SA0PR11CA0143.namprd11.prod.outlook.com (2603:10b6:806:131::28) by DM3PR12MB9328.namprd12.prod.outlook.com (2603:10b6:0:44::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.16; Fri, 11 Oct 2024 18:52:17 +0000 Received: from SN1PEPF000397B0.namprd05.prod.outlook.com (2603:10b6:806:131:cafe::1b) by SA0PR11CA0143.outlook.office365.com (2603:10b6:806:131::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.20 via Frontend Transport; Fri, 11 Oct 2024 18:52:17 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SN1PEPF000397B0.mail.protection.outlook.com (10.167.248.54) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.13 via Frontend Transport; Fri, 11 Oct 2024 18:52:16 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Fri, 11 Oct 2024 11:52:02 -0700 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Fri, 11 Oct 2024 11:52:00 -0700 From: Dariusz Sosnowski To: Viacheslav Ovsiienko , Bing Zhao , Ori Kam , Suanming Mou , Matan Azrad CC: , Konstantin Ananyev Subject: [PATCH v3 4/4] net/mlx5: disable config restore Date: Fri, 11 Oct 2024 20:51:37 +0200 Message-ID: <20241011185137.277874-5-dsosnowski@nvidia.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20241011185137.277874-1-dsosnowski@nvidia.com> References: <20241011093351.187191-1-dsosnowski@nvidia.com> <20241011185137.277874-1-dsosnowski@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF000397B0:EE_|DM3PR12MB9328:EE_ X-MS-Office365-Filtering-Correlation-Id: b9878843-5289-4abc-3e1d-08dcea25d3c5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|1800799024|376014|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?vaNY4ZoemIogglSh4Fjq6dQr6FWMN8pXW+oMI3Cfk4eCwIiYxGU6lZcnx+uF?= =?us-ascii?Q?KwFXn5AUTsmEzjz2Ogv49K0u0H5+i+F2IT1QO4aO2GdmXo/k4jIqnEWtulHO?= =?us-ascii?Q?PZ0kmfPIcEy+zOYtgVk44PF0TbB18UMfup+1CULR3LKxXpj+wC/Ji/PQkVPC?= =?us-ascii?Q?Ua/CsRgj3KdqtHDx/mDD4JSqzyyR902UbWRFHcDxiQPGRJiZkcsvFzFupZ9Q?= =?us-ascii?Q?Ona69X3x/fCSJEHrXsadYCxJwTYYxKkxm0/4rqVE92hXmgNxJ5inApq2Fxyn?= =?us-ascii?Q?G/ugPIlmHxiD1r1hy0C/0oH2OKlYridwQBoBqzJp1h76MiH2fzSl2uGDTatL?= =?us-ascii?Q?rIIJEPZWI0JqcNt6KcoINbQUaWyeArs1n7kMNkIMLJ7AcrPa9IVRoDGC8QM8?= =?us-ascii?Q?PC0jOUK8a3P4XmBWID9WihjUUAmVWm0crAKDZovcH0loy6vlTB4ZcQEe1sQX?= =?us-ascii?Q?uZC0f87eql1GvbFpiS9vK0pppafHOf2lbTND4L3Rhz/6+DlpLGXnZZxcijvQ?= =?us-ascii?Q?9dqSf7+dJjSHXUsnvq0tYzD7bDSi7rBKhC/3P/dXRsCS4v7jvDhCjntKBBZ1?= =?us-ascii?Q?qRmk4dwhVpPf159LGU9TN8jTb63GlikC5N8jrjfwZ32hkp61mJXwmN72/FM7?= =?us-ascii?Q?TGs1dQNIyfcdj1ksFmb9syyx10mWMPXr5IFPhF8I+zVRUGLiHfwNflVeXT+q?= =?us-ascii?Q?Nd8/1BNyZBzpj9kX4jfaaDfBJyBUY3aYp9XZ/IGBqyYFhOiV1QCOQyJlRJCQ?= =?us-ascii?Q?kx0qt5PZN4Hy3+5DJtV5S28/Eh9OJ+W5Qxj5GoMiENLV2c4HFAXMl1ErGb19?= =?us-ascii?Q?zj/oqxJSgmGbBsq17BlQEK91tcNacrl6t3xqFklZoT+yfHKdl99ICPoE/Z7v?= =?us-ascii?Q?6vGZJNLULZOT2oDO15oQoUrQOhOokE5QqcQUTUvIxw37+kUhq4MLKrYvyc9w?= =?us-ascii?Q?moElrqZUJ1UWoKYQH1zmTww+ja7baiYyBo8UpbDC8wmPzE6RKwh9PnVw5Uvy?= =?us-ascii?Q?zm6JQezk10m7xBcI/RN9FWZ7ENNMHMD820qJqRSHLg1tBG2t1zUctoWirWq5?= =?us-ascii?Q?G1ZcaZgcTRkhvlj4XmUw+IRgnQ0548Zs8pNjomWeqGG4ibEBhfvwwOLWIQMj?= =?us-ascii?Q?QmJGtixYqSS9yPCyo/f95rV93JxAhhiZS5/ASudC18PEQJutuX95Q2KHxZRF?= =?us-ascii?Q?2/j3Y/37WcyWeGCvHTOZZxzm8BwGcRrmkwLexZUlwnlcFd9JpiVEppDrqtxh?= =?us-ascii?Q?eWBwYjfeMMMuRvrJ8rFbBX/50CeS2F11fUHTFwsjfpoQpxtfnTueN99i2n87?= =?us-ascii?Q?F13tAAa89h70PXlPyJ1HTvWx0H4jqBzffIkfd4rY4J41DK6I63ocNIWqbl8m?= =?us-ascii?Q?+ijzYro4F1OsGnj/JiDv6JX5sNQl?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(1800799024)(376014)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Oct 2024 18:52:16.5970 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b9878843-5289-4abc-3e1d-08dcea25d3c5 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF000397B0.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM3PR12MB9328 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org mlx5 PMD does not require configuration restore on rte_eth_dev_start(). Add implementation of get_restore_flags() indicating that. Signed-off-by: Dariusz Sosnowski --- drivers/net/mlx5/mlx5.c | 2 ++ drivers/net/mlx5/mlx5.h | 2 ++ drivers/net/mlx5/mlx5_ethdev.c | 18 ++++++++++++++++++ 3 files changed, 22 insertions(+) diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index 8d266b0e64..9b6acaf7f1 100644 --- a/drivers/net/mlx5/mlx5.c +++ b/drivers/net/mlx5/mlx5.c @@ -2571,6 +2571,7 @@ const struct eth_dev_ops mlx5_dev_ops = { .count_aggr_ports = mlx5_count_aggr_ports, .map_aggr_tx_affinity = mlx5_map_aggr_tx_affinity, .rx_metadata_negotiate = mlx5_flow_rx_metadata_negotiate, + .get_restore_flags = mlx5_get_restore_flags, }; /* Available operations from secondary process. */ @@ -2663,6 +2664,7 @@ const struct eth_dev_ops mlx5_dev_ops_isolate = { .get_monitor_addr = mlx5_get_monitor_addr, .count_aggr_ports = mlx5_count_aggr_ports, .map_aggr_tx_affinity = mlx5_map_aggr_tx_affinity, + .get_restore_flags = mlx5_get_restore_flags, }; /** diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index 869aac032b..33568bc3d3 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -2228,6 +2228,8 @@ eth_rx_burst_t mlx5_select_rx_function(struct rte_eth_dev *dev); struct mlx5_priv *mlx5_port_to_eswitch_info(uint16_t port, bool valid); struct mlx5_priv *mlx5_dev_to_eswitch_info(struct rte_eth_dev *dev); int mlx5_dev_configure_rss_reta(struct rte_eth_dev *dev); +uint64_t mlx5_get_restore_flags(struct rte_eth_dev *dev, + enum rte_eth_dev_operation op); /* mlx5_ethdev_os.c */ diff --git a/drivers/net/mlx5/mlx5_ethdev.c b/drivers/net/mlx5/mlx5_ethdev.c index 6a678d6dcc..6f24d649e0 100644 --- a/drivers/net/mlx5/mlx5_ethdev.c +++ b/drivers/net/mlx5/mlx5_ethdev.c @@ -796,3 +796,21 @@ mlx5_hairpin_cap_get(struct rte_eth_dev *dev, struct rte_eth_hairpin_cap *cap) cap->tx_cap.rte_memory = hca_attr->hairpin_sq_wq_in_host_mem; return 0; } + +/** + * Indicate to ethdev layer, what configuration must be restored. + * + * @param[in] dev + * Pointer to Ethernet device structure. + * @param[in] op + * Type of operation which might require. + * @param[out] flags + * Restore flags will be stored here. + */ +uint64_t +mlx5_get_restore_flags(__rte_unused struct rte_eth_dev *dev, + __rte_unused enum rte_eth_dev_operation op) +{ + /* mlx5 PMD does not require any configuration restore. */ + return 0; +} -- 2.39.5