From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8EC2245B40; Tue, 15 Oct 2024 09:15:49 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9A61540A80; Tue, 15 Oct 2024 09:14:54 +0200 (CEST) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2060.outbound.protection.outlook.com [40.107.21.60]) by mails.dpdk.org (Postfix) with ESMTP id 73D9040A6F for ; Tue, 15 Oct 2024 09:14:42 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=x9KLG1EufTUPXiFqdBhF0l6TaJyNWS7aX3tujmUYytqAkHUGgNg+W2/nMGecTqVFjKLJQya1+cw04QqNNYABtbL2iXTHJ+Nn7DO3ADjBdbJDoUbe+lmwXOPAqqOB99idYN2ptNL1cH+Tn0ca6QPq0yT7oEtkgF9GGPAgVTCejrdSIaMmpmX2yy41zJGFhauL4QXBMtCOZG/nFFCeWoIcG6h/JxQ2460ZkFuVC/uc2yC+LdgwyOKsjMsIWW6J/3RfbSDe7AutVKUUxG8I3KRxW0OIVdrFI8iXDcFKPKFwrfSKeUktIgPS8F+BAf/5cMVpEYI2GlCf6JRNVmHPji6JtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Snc99s3ut16dcDfVOcOmQjhCCmnzauyFnWnmQZizheU=; b=MfnVxZEHo/9EaapZJW9kUK+Uw+IOreN2X5zxVY6OKopeap4+FsOqG+RQvEDmt9z0ogiRMeEC9QC+ojfzyF+vBGtgJoernbZXrScpCwOQBGMqi4AJLynuPPLUCs+s5qSivM1XPj3DFqoOvNgTnPb6XEN3m0PadORNjnDWV0tC0tSmC8lBfO2U6AfQPxVg2U05hYE5lZKOCkECqnmfjF1jvG0NiBsNp7Wfuxh0yhlucJE5QtECrlWkauwCXZT7pM/8EidE2Ojw6PL0Wxmhdz6lQn+KcQTaOhjGjiBObRNJrnVs5NKc7+tDRbDLgGao1Nv2/quonZeleVQip8p/H1ZyIQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Snc99s3ut16dcDfVOcOmQjhCCmnzauyFnWnmQZizheU=; b=O+ov6Q1aiO7A3VV6KB7zqFYGh7PQi7hdpfS2zV9Zs3jPNdARXv20EDUK4YwslP7VyEPJx2EQdCOWn/OP6eMeDrUO10d9xqAr0Ls/XOK82n+kOlQLeF3tDKt5EwOzPPBxPa1MvuV/5+28obBwLH9fkw7/u8VOpo9e2say+hw1ZJKhTc0mLWC3X3Kt0XZiEEDd1vSkJ21q1/1GYQNMRc1U2DsxN98HRGtXh+NexrPGGtprjTO9RYzZjWWHS75vhqKquaFosTFT3yykz6GWN0CbJ7j/krrr6Z+kiz2TLgMUZndWGJSOQJwrQo4s93YbezImTRyj6LKu2y4YPgsPLUfHTA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AS8PR04MB8198.eurprd04.prod.outlook.com (2603:10a6:20b:3b0::14) by AM9PR04MB7522.eurprd04.prod.outlook.com (2603:10a6:20b:282::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.22; Tue, 15 Oct 2024 07:14:41 +0000 Received: from AS8PR04MB8198.eurprd04.prod.outlook.com ([fe80::2e32:1a4a:7d29:195]) by AS8PR04MB8198.eurprd04.prod.outlook.com ([fe80::2e32:1a4a:7d29:195%4]) with mapi id 15.20.8048.020; Tue, 15 Oct 2024 07:14:41 +0000 From: Gagandeep Singh To: dev@dpdk.org, Wathsala Vithanage , Bruce Richardson , Sachin Saxena Cc: Jun Yang Subject: [v7 11/15] dma/dpaa: add workaround for ERR050757 Date: Tue, 15 Oct 2024 12:43:59 +0530 Message-Id: <20241015071403.1940833-12-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241015071403.1940833-1-g.singh@nxp.com> References: <20241014093639.553467-1-g.singh@nxp.com> <20241015071403.1940833-1-g.singh@nxp.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: SG2PR02CA0058.apcprd02.prod.outlook.com (2603:1096:4:54::22) To AS8PR04MB8198.eurprd04.prod.outlook.com (2603:10a6:20b:3b0::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AS8PR04MB8198:EE_|AM9PR04MB7522:EE_ X-MS-Office365-Filtering-Correlation-Id: e9952578-0860-4d61-c993-08dcece90969 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|52116014|376014|1800799024|366016|38350700014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?6CK1hFSAOoLj1B4DR9MlfnXuLKAHv8uxT+L74JcnwwRqh7uYE96K4ykf7VfF?= =?us-ascii?Q?gKc/k9cXOGesPEvmAATa8RX6dok0VytWfNswn3iO6soI//bVE4VvXrDMl1Qb?= =?us-ascii?Q?2M7t7Fx+rHHPknDmVMBhSuKoa3huICk9WPPdSbsXrcljw8QgmldRzw5NmYzM?= =?us-ascii?Q?Von11cNXVwNzlDB9iHeQi+aJXh2bPP8+7Xyp5RDwW+W+U478YbUGcjZ1iBQB?= =?us-ascii?Q?xPaC1gVa/dx0BI7WEy2oP6NskrdoKTyaTPEK6fg0yKmSYC96fXn0ZmFOslBb?= =?us-ascii?Q?PIFMCehGtq0qS+esBMF9tQatW5rlbdJMZ75mXw8JoHbLkD/R4RtoPpb3jtIQ?= =?us-ascii?Q?iyiIYWxo8ASh3CQY7n6LD5MWmyTyonWYNbBc2Kl5796ESj3z9yDaovxZ9TAL?= =?us-ascii?Q?qxQ8UFDplTzxeLGa8vZ09vl5C5slpIEk/ECT/SuSibhJtvHjjXKt/TBkyXAD?= =?us-ascii?Q?RAewGgzf11iuNwEnZsV9ksqk+eZaRgJsmE3dPMxNrk2AWZKBO9R5REbN6p9W?= =?us-ascii?Q?ZIlBVmlLb4PxqwJzC4lC7mAu2ZVl8+y/KQpE+RzF8Ia4yjwddo8/yJWWAJvM?= =?us-ascii?Q?UP5mx6WOu9UkUdIHJ3R1w6WpUvzgKOuCMzTOc0GLuGs7eg5a//pfERn7ZqdP?= =?us-ascii?Q?AUF5rb4KdO1hLnD0RROREqCsKafNXj0Wh+AOiih2C6DT7hPnJxCz5NajPpaA?= =?us-ascii?Q?6uKQAwOFnMHcq7gfNqs5CVi8YV0R3lFvxY0lpwdiEPsqi0llC1vAzi8bcoTU?= =?us-ascii?Q?RcB9XWD09cEcLgoyC/VZ+bPZ8qqvQLz/+C/cOgCc6Ik4w6QmS23+UkLIAK9B?= =?us-ascii?Q?D5RQI8psMYsLKPImh6H7v9Fag0/jp1k/crpLCBRYRwRq/n3HnG7YbH8jQlaW?= =?us-ascii?Q?7N8plQrs+agkg23NZ0O+3r4EuJ/DPjOUHVxWfHCUSGVUj8CHqd6GusMR1ZiM?= =?us-ascii?Q?9zThXqtCNeO4GZtB71Ek0T9KX388uK8MF8Ga52zYXeXErENpokSwUPt6/BeP?= =?us-ascii?Q?Jd3LkEeWUghyAhBvSlD/E4JndvVWsq5Z3gtZ40PQVb374SJ3SyUNIBT1nuYr?= =?us-ascii?Q?2MS4hsBvpyc81fAh4piU0vkSA7fLz7OaM9QduT0VZsRqW9u0jRM3TycP6DHe?= =?us-ascii?Q?SSE0LYDnUdU5cqYdeNY04NAX5Q3AuwEMH0Lwx9v3jrX9HVAIG1EcWFL4Dv4A?= =?us-ascii?Q?++YMMYsjV79pfaX6OXxCG2tuAFtNKe4OxXnxLenUQ192jmSoAs9ltGu1qzAh?= =?us-ascii?Q?V21JZzch0shEiiSXENQfKa3Qe7uv128uhOYm9RgB5Rjk9iB5h0loWPdJa/bg?= =?us-ascii?Q?bcnhmqyuxEV2EV3iYOw6lqgk06sMnXsxW0V+YLBwrCWI3w=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AS8PR04MB8198.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(52116014)(376014)(1800799024)(366016)(38350700014); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?/rT2qrgUiqgW/X8tkaA5z5SWVgRbUnGmIMMVeYqPM9GNOXvuhfRvkp18XO77?= =?us-ascii?Q?uA6jxRSqNM4KhRzP0z1sCTojWVuka7Pbd9bnJhUht95aX2AUD/3HH3HHYdvb?= =?us-ascii?Q?RPP2mAmNA4bE594ZLRGz1NHLwaTlpth4iiivSUzM8lY/2nQbtIQw23GGdlBc?= =?us-ascii?Q?smAI/Py6oX1X7nVZ3pskK3mwTZJUOGw7QMf2wfzUyBqmgeY+tBFNTmAsKzSi?= =?us-ascii?Q?Q5ES0hAH5DjcZUIUj3D5mznFBHqK49ZJ2YGEwCtO7STg37Jj3U1d46uXId/S?= =?us-ascii?Q?pDkuF32bG1GVuKGzE4US9T17eA4zrj/lsZ0iWnZbhkNLn3DBD575djVMvXh8?= =?us-ascii?Q?L0rmcben6PAv7F0BmezWOhFmhsexH4WbRGSkod3MYgvKGJ5SXuOqwWhoPcdl?= =?us-ascii?Q?6NtKdq8Mh7n4vBdWJBgj0rYef6hWxcUEaBWVHgxEjhqx7yGABykHGZRR+23V?= =?us-ascii?Q?3nvCjiwDpzXg2RgnyB3wELYjsIChXUE7NKOTRKluxtmzrqG31LafVLvavGIi?= =?us-ascii?Q?ikLSJ/nQzRA3llLwLiryQ0lW31pN1+aIGD/vtMfdYiYnW5VcsQWb4DcPidNs?= =?us-ascii?Q?Pr/KGMHu0ML+CcWaZeTT5Lq4MN0zXHGPau3N5YlPY7QEDhE5nkEMjAd0tpGR?= =?us-ascii?Q?2sKZCmkzj33RH2wRdVwIftrH+E7QPtns2fV5uxbJPr2YSkhErNZLaRlKJYy0?= =?us-ascii?Q?RKsb8TH9YyLLwTMhI0kuFnuoFiYCDjOUqhdBoAiKBUln/mCTwMcsa8ifUrkB?= =?us-ascii?Q?yPNWJ3hAiestJgVf+71+/G/tI2cM4VGh04m+7n+7g+I5bGu5ucgViEs0C9sv?= =?us-ascii?Q?BMBmCx3nm5TjNWhazvXaDUrUwQDZRnbiGI+yR+WpRTTAODfvghVCwaIfQafw?= =?us-ascii?Q?xrZEpIok6ptRyKt0sIWmt7knahLTtaVBGYoI0HyXRSfIKuYt6DaCiNZ6bWpE?= =?us-ascii?Q?kefCcexHwDNK5MgWuPdBeveZ5biDEzmBOn9S7z6lcIyxQ5Nvh3DiB7wGdiqc?= =?us-ascii?Q?HOmNfJEwCB0nUQtG/fxYkSBtLCXTRDkCHYs6hGIckBXBD11qtYm5Xrsb//tZ?= =?us-ascii?Q?5ZsdiGjXcfuTu5lYRIwjP/Rh6DLHGpRjCyHbTgXZP79cHQtp1gqgyopyeRrR?= =?us-ascii?Q?jaOVYiivn8ttWPzCqbu5kdrhh8eSRmJt84kkzJyZXJfXODbmszDz3GG7Hej6?= =?us-ascii?Q?lfVIoLRXTkkp5YzqYmSYNmP7WAexS5V11vXxQyEHqwVsuX4+Vrg/qwudrV0g?= =?us-ascii?Q?K3EQt2nFbn5ul9E2mN60DYEI65hJ0PP67EGbMrkKZQVdpPzpkDZ4RC38T9bi?= =?us-ascii?Q?uQMg2dwdW6pxxtC3wirwcoiN3KNBwTQk90pPxXTakFWFLaXHavGmImYUTaHz?= =?us-ascii?Q?Ezw82BvwHBA3ylrhSgZYxGA62jvIW9wqAjSou3OrSE5Nj6JxK2iJ9NVJz9Cg?= =?us-ascii?Q?xqd3uivYxFwDpi1px5P4JkQm1biQ/PJrk5JiRktpqYdTG6EGFG18ebCMs5qM?= =?us-ascii?Q?Zo8aoUd7hrBjwIKg6XUperrqHhzOrsSdWeOTR2GW5pDvCUN2LZO9tJiatTSE?= =?us-ascii?Q?z5TNPObw4+DWBtSVwJE=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e9952578-0860-4d61-c993-08dcece90969 X-MS-Exchange-CrossTenant-AuthSource: AS8PR04MB8198.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2024 07:14:41.1448 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: u0QUXt5zE7LK16Ca5NRwBRaLdGctwx05IT+18F0CUxEX57HqpCVx8DhxQwc/kbzv X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB7522 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Jun Yang ERR050757 on LS104x indicates: For outbound PCIe read transactions, a completion buffer is used to store the PCIe completions till the data is passed back to the initiator. At most 16 outstanding transactions are allowed and maximum read request is 256 bytes. The completion buffer size inside the controller needs to be at least 4KB, but the PCIe controller has 3 KB of buffer. In case the size of pending outbound read transactions of more than 3KB, the PCIe controller may drop the incoming completions without notifying the initiator of the transaction, leaving transactions unfinished. All subsequent outbound reads to PCIe are blocked permanently. To avoid qDMA hang as it keeps waiting for data that was silently dropped, set stride mode for qDMA. Signed-off-by: Jun Yang Signed-off-by: Gagandeep Singh --- config/arm/meson.build | 3 ++- doc/guides/dmadevs/dpaa.rst | 2 ++ drivers/dma/dpaa/dpaa_qdma.c | 38 +++++++++++++++++++++++++++++++++--- drivers/dma/dpaa/dpaa_qdma.h | 19 +++++++----------- 4 files changed, 46 insertions(+), 16 deletions(-) diff --git a/config/arm/meson.build b/config/arm/meson.build index a3bdcf1aa2..e49a5f64f0 100644 --- a/config/arm/meson.build +++ b/config/arm/meson.build @@ -488,7 +488,8 @@ soc_dpaa = { ['RTE_MACHINE', '"dpaa"'], ['RTE_LIBRTE_DPAA2_USE_PHYS_IOVA', false], ['RTE_MAX_LCORE', 16], - ['RTE_MAX_NUMA_NODES', 1] + ['RTE_MAX_NUMA_NODES', 1], + ['RTE_DMA_DPAA_ERRATA_ERR050757', true] ], 'numa': false } diff --git a/doc/guides/dmadevs/dpaa.rst b/doc/guides/dmadevs/dpaa.rst index f99bfc6087..746919ec6b 100644 --- a/doc/guides/dmadevs/dpaa.rst +++ b/doc/guides/dmadevs/dpaa.rst @@ -42,6 +42,8 @@ Compilation For builds using ``meson`` and ``ninja``, the driver will be built when the target platform is dpaa-based. No additional compilation steps are necessary. +- ``RTE_DMA_DPAA_ERRATA_ERR050757`` - enable software workaround for Errata-A050757 + Initialization -------------- diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 3ae87fdf80..ffc2a73a17 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -167,7 +167,6 @@ fsl_qdma_pre_comp_sd_desc(struct fsl_qdma_queue *queue) /* Descriptor Buffer */ sdf->srttype = FSL_QDMA_CMD_RWTTYPE; - ddf->dwttype = FSL_QDMA_CMD_RWTTYPE; ddf->lwc = FSL_QDMA_CMD_LWC; @@ -449,8 +448,9 @@ fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) /* Initialize the queue mode. */ reg = FSL_QDMA_BCQMR_EN; - reg |= FSL_QDMA_BCQMR_CD_THLD(ilog2(temp->n_cq) - 4); - reg |= FSL_QDMA_BCQMR_CQ_SIZE(ilog2(temp->n_cq) - 6); + reg |= FSL_QDMA_BCQMR_CD_THLD(ilog2_qthld(temp->n_cq)); + reg |= FSL_QDMA_BCQMR_CQ_SIZE(ilog2_qsize(temp->n_cq)); + temp->le_cqmr = reg; qdma_writel(reg, block + FSL_QDMA_BCQMR(i)); } @@ -698,6 +698,9 @@ fsl_qdma_enqueue_desc_single(struct fsl_qdma_queue *fsl_queue, struct fsl_qdma_comp_sg_desc *csgf_src, *csgf_dest; struct fsl_qdma_cmpd_ft *ft; int ret; +#ifdef RTE_DMA_DPAA_ERRATA_ERR050757 + struct fsl_qdma_sdf *sdf; +#endif ret = fsl_qdma_enqueue_overflow(fsl_queue); if (unlikely(ret)) @@ -705,6 +708,19 @@ fsl_qdma_enqueue_desc_single(struct fsl_qdma_queue *fsl_queue, ft = fsl_queue->ft[fsl_queue->ci]; +#ifdef RTE_DMA_DPAA_ERRATA_ERR050757 + sdf = &ft->df.sdf; + sdf->srttype = FSL_QDMA_CMD_RWTTYPE; + if (len > FSL_QDMA_CMD_SS_ERR050757_LEN) { + sdf->ssen = 1; + sdf->sss = FSL_QDMA_CMD_SS_ERR050757_LEN; + sdf->ssd = FSL_QDMA_CMD_SS_ERR050757_LEN; + } else { + sdf->ssen = 0; + sdf->sss = 0; + sdf->ssd = 0; + } +#endif csgf_src = &ft->desc_sbuf; csgf_dest = &ft->desc_dbuf; qdma_desc_sge_addr_set64(csgf_src, src); @@ -737,6 +753,9 @@ fsl_qdma_enqueue_desc_sg(struct fsl_qdma_queue *fsl_queue) uint32_t total_len; uint16_t start, idx, num, i, next_idx; int ret; +#ifdef RTE_DMA_DPAA_ERRATA_ERR050757 + struct fsl_qdma_sdf *sdf; +#endif eq_sg: total_len = 0; @@ -802,6 +821,19 @@ fsl_qdma_enqueue_desc_sg(struct fsl_qdma_queue *fsl_queue) ft->desc_dsge[num - 1].final = 1; csgf_src->length = total_len; csgf_dest->length = total_len; +#ifdef RTE_DMA_DPAA_ERRATA_ERR050757 + sdf = &ft->df.sdf; + sdf->srttype = FSL_QDMA_CMD_RWTTYPE; + if (total_len > FSL_QDMA_CMD_SS_ERR050757_LEN) { + sdf->ssen = 1; + sdf->sss = FSL_QDMA_CMD_SS_ERR050757_LEN; + sdf->ssd = FSL_QDMA_CMD_SS_ERR050757_LEN; + } else { + sdf->ssen = 0; + sdf->sss = 0; + sdf->ssd = 0; + } +#endif ret = fsl_qdma_enqueue_desc_to_ring(fsl_queue, num); if (ret) return ret; diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index 9b69db517e..171c093117 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -77,8 +77,6 @@ #define FSL_QDMA_DMR_DQD 0x40000000 #define FSL_QDMA_DSR_DB 0x80000000 -#define FSL_QDMA_COMMAND_BUFFER_SIZE 64 -#define FSL_QDMA_DESCRIPTOR_BUFFER_SIZE 32 #define FSL_QDMA_CIRCULAR_DESC_SIZE_MIN 64 #define FSL_QDMA_CIRCULAR_DESC_SIZE_MAX 16384 #define FSL_QDMA_QUEUE_NUM_MAX 8 @@ -88,18 +86,15 @@ #define FSL_QDMA_CMD_RWTTYPE 0x4 #define FSL_QDMA_CMD_LWC 0x2 -#define FSL_QDMA_CMD_RWTTYPE_OFFSET 28 -#define FSL_QDMA_CMD_LWC_OFFSET 16 +#define FSL_QDMA_CMD_SS_ERR050757_LEN 128 /* qdma engine attribute */ -#define QDMA_QUEUE_SIZE 64 -#define QDMA_STATUS_SIZE 64 -#define QDMA_CCSR_BASE 0x8380000 -#define VIRT_CHANNELS 32 -#define QDMA_BLOCK_OFFSET 0x10000 -#define QDMA_BLOCKS 4 -#define QDMA_QUEUES 8 -#define QDMA_DELAY 1000 +#define QDMA_QUEUE_SIZE FSL_QDMA_CIRCULAR_DESC_SIZE_MIN +#define QDMA_STATUS_SIZE QDMA_QUEUE_SIZE +#define QDMA_CCSR_BASE 0x8380000 +#define QDMA_BLOCK_OFFSET 0x10000 +#define QDMA_BLOCKS 4 +#define QDMA_QUEUES 8 #define QDMA_QUEUE_CR_WM 32 #define QDMA_BIG_ENDIAN 1 -- 2.25.1