From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 77BDF45B96; Mon, 21 Oct 2024 23:09:44 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 81BD340EE7; Mon, 21 Oct 2024 23:06:32 +0200 (CEST) Received: from egress-ip42a.ess.de.barracuda.com (egress-ip42a.ess.de.barracuda.com [18.185.115.201]) by mails.dpdk.org (Postfix) with ESMTP id 7A01240612 for ; Mon, 21 Oct 2024 23:06:05 +0200 (CEST) Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03lp2170.outbound.protection.outlook.com [104.47.51.170]) by mx-outbound8-87.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 21 Oct 2024 21:06:04 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=OdCaBOuF+iOdu79lyzu6nrwq+K0jpt3RcM/StLUa2SLSz0Sb6CBZjdEIP6KJp0UTsRGh0kHcgxuKYgzMc+zdauCrhyJqs+d1LDESZnx1LVLwRSUEhYJGWi1DaOk8VE7bStTZ63U6YuTV+5XoVC5/Hk/nulYBYgEAM2JjhbALJnvOwhSWJLncVv8ruyWroYVPJiKEf5o/ezWn8gATT3/Vky7XT0dieo74YtYvewput+gU7+xDKO1wDd2NsY4dWDatiKSZof2e5AtWxwfkd5QK/xtjTO4tV3JyqcTNQUs+BfqSitZt/wW2kiVfoYIoKo2fHXXfNtO11tAY/un3i9SFoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=v6vIxbABequO1PYH1M/bwB7UCd/excfHnGZZ9mLs5XM=; b=Aj1EYtsNQVUi4Gh/g3aip1oReuwS9U8laxSzGaMnyaPWIDFOfV2RZ7Q83/xf2ShZaHpfk3bn3hvwrRRfEBuqiSKLS+8ZK3hpTnvEWoZed6acHlWcpqXYp2E5pz+a9+VgmQDXmIqumgBagy9mAyTc6A4U9omi1yPjkcg2WPzoybta5Txa3BWtHnc3Id7M2qQimbJx9R3zMHF6wZC/wriGyikCItTzXmo9uN+FmVCyRUaAslrZ8KSqAUlFj2ABytKSD8mXz7EDEyhvlRx77WYjnlcmO9QLLcArCqiIPzfGhsK8TpuVArbRD6hQalY5J7fYib/SyOMcAVVearOZJUsQaA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=v6vIxbABequO1PYH1M/bwB7UCd/excfHnGZZ9mLs5XM=; b=QfqP32AdUkwhtGwJtge+VXp4IxGUc1OQL8zNPiJ21Wq8xrwQ1uC+RiaSb9ILtRro3a9qkSEoU5j3c2/Oalp/aKDxZEKd/LADgDfbtuWPJXK2KEZYm/bLe8kHdqy+CkUyANy1Fo2+Fw/ndheFYtRhYYb+oAdmw/5U88KXZi8s1aM= Received: from AS9PR04CA0138.eurprd04.prod.outlook.com (2603:10a6:20b:48a::18) by AM8P190MB0980.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:1da::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 21:06:00 +0000 Received: from AMS0EPF000001A8.eurprd05.prod.outlook.com (2603:10a6:20b:48a:cafe::68) by AS9PR04CA0138.outlook.office365.com (2603:10a6:20b:48a::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28 via Frontend Transport; Mon, 21 Oct 2024 21:06:00 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001A8.mail.protection.outlook.com (10.167.16.148) with Microsoft SMTP Server id 15.20.8093.14 via Frontend Transport; Mon, 21 Oct 2024 21:05:59 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com Subject: [PATCH v1 39/73] net/ntnic: add GMF (Generic MAC Feeder) module Date: Mon, 21 Oct 2024 23:04:41 +0200 Message-ID: <20241021210527.2075431-40-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241021210527.2075431-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001A8:EE_|AM8P190MB0980:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 0fd7e12e-b4f3-43d1-47cd-08dcf2142a37 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?hsupVx9guFxjCs9oCtExKI1G/lK7k7Y1asg4bfyybf1g67CQG4VnyxOyc4mj?= =?us-ascii?Q?8urfpDuHYKgDKb5Wuauqv/gkRvyX/LJ/Q6IxesQTAbCGXy/A5KpLL7ymFuim?= =?us-ascii?Q?fTZ2F+2k9Y+Oj7P1x9LDlaRuGzd3iD5/DEHGPUlG9dQY9YnkyzdTNV+dcB9W?= =?us-ascii?Q?9rkTggNJre4UolmkOdOn7h+ifs3tB7rQ+V3gr2rlrrI5vwFF3SFMH94fJ9wC?= =?us-ascii?Q?th56E3BmTAVarBtUuTJ3/+paEx9o3lNvtSKMeCOl06PvO7PMDCNhVLjHw+mv?= =?us-ascii?Q?vOrQMy7M6+VK4KIPGfgFpeD65dCeW8TkjtrlH+TpjhYWcH7CtKJVJXgtVBOw?= =?us-ascii?Q?4OOFaXFokwIkfVq6pm1FQPbI7YJWK0iI2ZJ2rH00nLoxVtXZasejmPTgEWHV?= =?us-ascii?Q?epwZUCQvcvaJGFEs6sZC7qHw+J5wwv4IH5eXtiFfdwObvzCTTnYeDSAXle3a?= =?us-ascii?Q?+9Iqa6CTNK2FCT0Y1Hy20KDR/AyAKAr9LdGf+pH+z1iusl8ry39hHhICZDpu?= =?us-ascii?Q?3X5z1qD91Sz3XfHwTfO4pXq4NRBgd9Pk/jsNC6l89Y1WVIM+FtLLbhMV+fH9?= =?us-ascii?Q?LWE/YSS6I6h5NZmVUFZKP8xhRT6AJW8fezVW+Oznil01Hgwkmx5fg8BnxdSJ?= =?us-ascii?Q?bplTJh9a/vjH6DNp4x+pJhfaXeGedazkD7DCIaLxQASa6BGV4dQz4mqNNElT?= =?us-ascii?Q?lhAzcvEmgT26aFw+H5lkMDa5cxW4b7l9Bji6ihS6LApS7Q+aq5UvhkCX1Cjt?= =?us-ascii?Q?j7YVQ8g1IANFnOw6Dby7TB9MuGBYdStJ1jhzyEvDGdqIk+1whpA8XjMB2oi6?= =?us-ascii?Q?CwqPTuAtFTUFo/R/sGfy0APh1kWbxWr6KDE2hVBU84Hmu2+RJv8Y1z2p/0vS?= =?us-ascii?Q?xX+ICYx5BidyxaNNcFucctdm9cIk096GSDqX41/69kF0meW4qwkt24xuN4St?= =?us-ascii?Q?4LmhXbwGcOvsL/q8dVDlKr2Qzs8e3DzSlaqMLYAie1X+yvNFOyMcj8pHshjc?= =?us-ascii?Q?Iu/qtZqV4vKSU5evwjGhz0yALF82yUW3i2VXkYPvNpY6cTtJWuakDnsID/B8?= =?us-ascii?Q?M1y3/b+lUgRNQ86fRoZ1kbyURdh+KnyfAGcC9C0kSSXuj5J5B1mCNsokt9uj?= =?us-ascii?Q?hdlHCyI6ro/QGyRKNKCdNV5+yhBlDmDEUL6Xqoq/AQ5+pxe96Hw54UFxLs2x?= =?us-ascii?Q?hBFg0BPULCOhvuMZm20zSXOffFuzbsgd5MrPu58ILqAUZ/JTwIJTRTxiRx2u?= =?us-ascii?Q?PqYvuC8nwv6YEtHe2CSWqDjTXAo+sC87CLOJGy5zujUjmYFByafsahxyY6bM?= =?us-ascii?Q?HP8Vd/OObGJEXECz72gURDQV1IwGGkmtlcRMyi6jK5flNAIM1uGqq3fppSDR?= =?us-ascii?Q?TyfbSo4W6cY76fdIaz0t2cCS1scWnCKFTp1aFkoj3Mj9Q/hrEw=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: VTwxk8ILWpnUvNLp6UTAmf8Xga+envKqSqRQdNSOq5sOp08pEYZQ2fLt8L48LAHFa431i4hY17xk2lSnTk0UkaVA0SM+FkxaDitUPnKZWeXlgaJZv0r0ad8MtxNtdtt5kSA9KQxhQvb9PmGmheGXJJlnTyNk1eKgKaCLopX1wbQpTchvxfnWRblIeTun/nVp1cioa1+NSUsl+1WN8aqUbD3oFko4WGR0HYfeIjW38pfb9NlNj/2O2PwFqQMtvqwKDesBAs0HZtUW+mF7kgkCwINNLJ09bL4boJWpTQ2Hn13o0mgK1LmwtqFHBfUwexfHtKt8EP0InhwQC3tlK8thCKg3U3E3WstYUkzrXeZCoroflJ3/OWR4gqyYe6I1mDzrwd+aU+t8pRsFh9NJc4jFNSuPH/hoZjhg3dfuQkD+6drqm82o29UVbGUVMi6vebh3WwqvsrMAsm3J6H4lqcYf/t7OqS4wnBz1DsCjEUdMkZg2jrwgRUqkJJX+tK+7pKeVNgkBjth8jL8WxQ4ZN1BOHS4lnbmthq5KfagFtMRqde7kf4MI+qFpzp6KkO6MZ6XL+6dSEF2/KtpEhvWgL/PKal/zzIVTPdxPqBPjlmTFiPFE/+jN1YjqRfG7dpIb66svTyIUqkSy5XCMJV/FbOZw8DNNFDE/QyPJvLyso+lvmUU= X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 21:05:59.9895 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 0fd7e12e-b4f3-43d1-47cd-08dcf2142a37 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A8.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8P190MB0980 X-BESS-ID: 1729544761-302135-12934-43227-2 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.51.170 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpaGBgZAVgZQ0MLIyDjFIinFMj XNMC0l0dDMMC3JwMgw1dLCNNHcItlQqTYWANtTvf9BAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259883 [from cloudscan10-204.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org The Generic MAC Feeder module provides a way to feed data to the MAC modules directly from the FPGA, rather than from host or physical ports. The use case for this is as a test tool and is not used by NTNIC. This module is requireqd for correct initialization Signed-off-by: Serhii Iliushyk --- .../link_mgmt/link_100g/nt4ga_link_100g.c | 8 ++ drivers/net/ntnic/meson.build | 1 + .../net/ntnic/nthw/core/include/nthw_core.h | 1 + .../net/ntnic/nthw/core/include/nthw_gmf.h | 64 +++++++++ drivers/net/ntnic/nthw/core/nthw_gmf.c | 133 ++++++++++++++++++ 5 files changed, 207 insertions(+) create mode 100644 drivers/net/ntnic/nthw/core/include/nthw_gmf.h create mode 100644 drivers/net/ntnic/nthw/core/nthw_gmf.c diff --git a/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c b/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c index 8964458b47..d8e0cad7cd 100644 --- a/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c +++ b/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c @@ -404,6 +404,14 @@ static int _port_init(adapter_info_t *drv, nthw_fpga_t *fpga, int port) _enable_tx(drv, mac_pcs); _reset_rx(drv, mac_pcs); + /* 2.2) Nt4gaPort::setup() */ + if (nthw_gmf_init(NULL, fpga, port) == 0) { + nthw_gmf_t gmf; + + if (nthw_gmf_init(&gmf, fpga, port) == 0) + nthw_gmf_set_enable(&gmf, true); + } + /* Phase 3. Link state machine steps */ /* 3.1) Create NIM, ::createNim() */ diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index d7e6d05556..92167d24e4 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -38,6 +38,7 @@ sources = files( 'nthw/core/nt200a0x/reset/nthw_fpga_rst9563.c', 'nthw/core/nt200a0x/reset/nthw_fpga_rst_nt200a0x.c', 'nthw/core/nthw_fpga.c', + 'nthw/core/nthw_gmf.c', 'nthw/core/nthw_gpio_phy.c', 'nthw/core/nthw_hif.c', 'nthw/core/nthw_i2cm.c', diff --git a/drivers/net/ntnic/nthw/core/include/nthw_core.h b/drivers/net/ntnic/nthw/core/include/nthw_core.h index fe32891712..4073f9632c 100644 --- a/drivers/net/ntnic/nthw/core/include/nthw_core.h +++ b/drivers/net/ntnic/nthw/core/include/nthw_core.h @@ -17,6 +17,7 @@ #include "nthw_iic.h" #include "nthw_i2cm.h" +#include "nthw_gmf.h" #include "nthw_gpio_phy.h" #include "nthw_mac_pcs.h" #include "nthw_sdc.h" diff --git a/drivers/net/ntnic/nthw/core/include/nthw_gmf.h b/drivers/net/ntnic/nthw/core/include/nthw_gmf.h new file mode 100644 index 0000000000..cc5be85154 --- /dev/null +++ b/drivers/net/ntnic/nthw/core/include/nthw_gmf.h @@ -0,0 +1,64 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef __NTHW_GMF_H__ +#define __NTHW_GMF_H__ + +struct nthw_gmf { + nthw_fpga_t *mp_fpga; + nthw_module_t *mp_mod_gmf; + int mn_instance; + + nthw_register_t *mp_ctrl; + nthw_field_t *mp_ctrl_enable; + nthw_field_t *mp_ctrl_ifg_enable; + nthw_field_t *mp_ctrl_ifg_tx_now_always; + nthw_field_t *mp_ctrl_ifg_tx_on_ts_always; + nthw_field_t *mp_ctrl_ifg_tx_on_ts_adjust_on_set_clock; + nthw_field_t *mp_ctrl_ifg_auto_adjust_enable; + nthw_field_t *mp_ctrl_ts_inject_always; + nthw_field_t *mp_ctrl_fcs_always; + + nthw_register_t *mp_speed; + nthw_field_t *mp_speed_ifg_speed; + + nthw_register_t *mp_ifg_clock_delta; + nthw_field_t *mp_ifg_clock_delta_delta; + + nthw_register_t *mp_ifg_clock_delta_adjust; + nthw_field_t *mp_ifg_clock_delta_adjust_delta; + + nthw_register_t *mp_ifg_max_adjust_slack; + nthw_field_t *mp_ifg_max_adjust_slack_slack; + + nthw_register_t *mp_debug_lane_marker; + nthw_field_t *mp_debug_lane_marker_compensation; + + nthw_register_t *mp_stat_sticky; + nthw_field_t *mp_stat_sticky_data_underflowed; + nthw_field_t *mp_stat_sticky_ifg_adjusted; + + nthw_register_t *mp_stat_next_pkt; + nthw_field_t *mp_stat_next_pkt_ns; + + nthw_register_t *mp_stat_max_delayed_pkt; + nthw_field_t *mp_stat_max_delayed_pkt_ns; + + nthw_register_t *mp_ts_inject; + nthw_field_t *mp_ts_inject_offset; + nthw_field_t *mp_ts_inject_pos; + int mn_param_gmf_ifg_speed_mul; + int mn_param_gmf_ifg_speed_div; + + bool m_administrative_block; /* Used to enforce license expiry */ +}; + +typedef struct nthw_gmf nthw_gmf_t; + +int nthw_gmf_init(nthw_gmf_t *p, nthw_fpga_t *p_fpga, int n_instance); + +void nthw_gmf_set_enable(nthw_gmf_t *p, bool enable); + +#endif /* __NTHW_GMF_H__ */ diff --git a/drivers/net/ntnic/nthw/core/nthw_gmf.c b/drivers/net/ntnic/nthw/core/nthw_gmf.c new file mode 100644 index 0000000000..16a4c288bd --- /dev/null +++ b/drivers/net/ntnic/nthw/core/nthw_gmf.c @@ -0,0 +1,133 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include +#include "ntlog.h" + +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "nthw_gmf.h" + +int nthw_gmf_init(nthw_gmf_t *p, nthw_fpga_t *p_fpga, int n_instance) +{ + nthw_module_t *mod = nthw_fpga_query_module(p_fpga, MOD_GMF, n_instance); + + if (p == NULL) + return mod == NULL ? -1 : 0; + + if (mod == NULL) { + NT_LOG(ERR, NTHW, "%s: GMF %d: no such instance", + p_fpga->p_fpga_info->mp_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->mn_instance = n_instance; + p->mp_mod_gmf = mod; + + p->mp_ctrl = nthw_module_get_register(p->mp_mod_gmf, GMF_CTRL); + p->mp_ctrl_enable = nthw_register_get_field(p->mp_ctrl, GMF_CTRL_ENABLE); + p->mp_ctrl_ifg_enable = nthw_register_get_field(p->mp_ctrl, GMF_CTRL_IFG_ENABLE); + p->mp_ctrl_ifg_auto_adjust_enable = + nthw_register_get_field(p->mp_ctrl, GMF_CTRL_IFG_AUTO_ADJUST_ENABLE); + p->mp_ctrl_ts_inject_always = + nthw_register_query_field(p->mp_ctrl, GMF_CTRL_TS_INJECT_ALWAYS); + p->mp_ctrl_fcs_always = nthw_register_query_field(p->mp_ctrl, GMF_CTRL_FCS_ALWAYS); + + p->mp_speed = nthw_module_get_register(p->mp_mod_gmf, GMF_SPEED); + p->mp_speed_ifg_speed = nthw_register_get_field(p->mp_speed, GMF_SPEED_IFG_SPEED); + + p->mp_ifg_clock_delta = nthw_module_get_register(p->mp_mod_gmf, GMF_IFG_SET_CLOCK_DELTA); + p->mp_ifg_clock_delta_delta = + nthw_register_get_field(p->mp_ifg_clock_delta, GMF_IFG_SET_CLOCK_DELTA_DELTA); + + p->mp_ifg_max_adjust_slack = + nthw_module_get_register(p->mp_mod_gmf, GMF_IFG_MAX_ADJUST_SLACK); + p->mp_ifg_max_adjust_slack_slack = nthw_register_get_field(p->mp_ifg_max_adjust_slack, + GMF_IFG_MAX_ADJUST_SLACK_SLACK); + + p->mp_debug_lane_marker = nthw_module_get_register(p->mp_mod_gmf, GMF_DEBUG_LANE_MARKER); + p->mp_debug_lane_marker_compensation = + nthw_register_get_field(p->mp_debug_lane_marker, + GMF_DEBUG_LANE_MARKER_COMPENSATION); + + p->mp_stat_sticky = nthw_module_get_register(p->mp_mod_gmf, GMF_STAT_STICKY); + p->mp_stat_sticky_data_underflowed = + nthw_register_get_field(p->mp_stat_sticky, GMF_STAT_STICKY_DATA_UNDERFLOWED); + p->mp_stat_sticky_ifg_adjusted = + nthw_register_get_field(p->mp_stat_sticky, GMF_STAT_STICKY_IFG_ADJUSTED); + + p->mn_param_gmf_ifg_speed_mul = + nthw_fpga_get_product_param(p_fpga, NT_GMF_IFG_SPEED_MUL, 1); + p->mn_param_gmf_ifg_speed_div = + nthw_fpga_get_product_param(p_fpga, NT_GMF_IFG_SPEED_DIV, 1); + + p->m_administrative_block = false; + + p->mp_stat_next_pkt = nthw_module_query_register(p->mp_mod_gmf, GMF_STAT_NEXT_PKT); + + if (p->mp_stat_next_pkt) { + p->mp_stat_next_pkt_ns = + nthw_register_query_field(p->mp_stat_next_pkt, GMF_STAT_NEXT_PKT_NS); + + } else { + p->mp_stat_next_pkt_ns = NULL; + } + + p->mp_stat_max_delayed_pkt = + nthw_module_query_register(p->mp_mod_gmf, GMF_STAT_MAX_DELAYED_PKT); + + if (p->mp_stat_max_delayed_pkt) { + p->mp_stat_max_delayed_pkt_ns = + nthw_register_query_field(p->mp_stat_max_delayed_pkt, + GMF_STAT_MAX_DELAYED_PKT_NS); + + } else { + p->mp_stat_max_delayed_pkt_ns = NULL; + } + + p->mp_ctrl_ifg_tx_now_always = + nthw_register_query_field(p->mp_ctrl, GMF_CTRL_IFG_TX_NOW_ALWAYS); + p->mp_ctrl_ifg_tx_on_ts_always = + nthw_register_query_field(p->mp_ctrl, GMF_CTRL_IFG_TX_ON_TS_ALWAYS); + + p->mp_ctrl_ifg_tx_on_ts_adjust_on_set_clock = + nthw_register_query_field(p->mp_ctrl, GMF_CTRL_IFG_TX_ON_TS_ADJUST_ON_SET_CLOCK); + + p->mp_ifg_clock_delta_adjust = + nthw_module_query_register(p->mp_mod_gmf, GMF_IFG_SET_CLOCK_DELTA_ADJUST); + + if (p->mp_ifg_clock_delta_adjust) { + p->mp_ifg_clock_delta_adjust_delta = + nthw_register_query_field(p->mp_ifg_clock_delta_adjust, + GMF_IFG_SET_CLOCK_DELTA_ADJUST_DELTA); + + } else { + p->mp_ifg_clock_delta_adjust_delta = NULL; + } + + p->mp_ts_inject = nthw_module_query_register(p->mp_mod_gmf, GMF_TS_INJECT); + + if (p->mp_ts_inject) { + p->mp_ts_inject_offset = + nthw_register_query_field(p->mp_ts_inject, GMF_TS_INJECT_OFFSET); + p->mp_ts_inject_pos = + nthw_register_query_field(p->mp_ts_inject, GMF_TS_INJECT_POS); + + } else { + p->mp_ts_inject_offset = NULL; + p->mp_ts_inject_pos = NULL; + } + + return 0; +} + +void nthw_gmf_set_enable(nthw_gmf_t *p, bool enable) +{ + if (!p->m_administrative_block) + nthw_field_set_val_flush32(p->mp_ctrl_enable, enable ? 1 : 0); +} -- 2.45.0