From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5338145B96; Mon, 21 Oct 2024 23:10:53 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 81ABA427A6; Mon, 21 Oct 2024 23:06:49 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id A839740E30 for ; Mon, 21 Oct 2024 23:06:09 +0200 (CEST) Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05lp2113.outbound.protection.outlook.com [104.47.17.113]) by mx-outbound8-87.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 21 Oct 2024 21:06:08 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=sAUfMl/pXLPkrowylM99prvdZuWuSjMw+TvlDabSidmXaf1T9Ixy0TuHfTsQ6D11G0LZAnLPDfafCddpwPjaf28pOtndUcXls2X+CGyE2z9PSakk12pEBiF/INKCHFRh1ix8+aBdD9TxpfGYYGScgwKMaiuDdPT8dfdZmp6cjAYRR96u1KkU3CEYt8GN0vxahhM4oKLfGrBWtT1ONPZVCAwzGzjPoOviCxGY11QeyR38upDEuLyfAlvWUKC3I5sY7GZ/5xM6AlvbGeJEgmkroDAN4hhjItOmNPGJCJCAeGH2zwGoOdlETMW+ikDMQxDTkDkZd/Z9Ag7Yhx5dgzg+sg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hNAUT4XwM88WF2caY8GyE1iRxqxTmear16iCDpwLAjk=; b=KZiZ5R/b+/TAyIqp3cLWg2CqSV0JC1j1jD1tgUWaRuC8mF8qmMEbkOqckw/SmIYqOp+BNFgVvHqymYet1ISnMMwOLmImqmJvbmoUQpwHXpfKGnWvCKneEuwFZctOPwdtHSEgsushVPHiScXW1OT60oRdsbZlOFZUKDvK1PxMTFl61yg2h/5fWTXULhIfjZwF/ZqqBhHVVzG7J6zftpsYkwzcrf1/fIfKAXWuycFmqiAW/K116pdNitTj1pX5xxdUKWbUrNlfQGIqLXgBa3QdcPNw30l1SrPWmyS5TDkedV4f6Kp341FLgSwlgjeT+h/vBBUym/MMtPqNZ33uOckLRA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hNAUT4XwM88WF2caY8GyE1iRxqxTmear16iCDpwLAjk=; b=bk0yw+wUq/uXP+qw/qZOQSxjaA7ESuItqdhF3lHxMMYQGv6OMjt9x51sf/x3P9JSaZmo3TUNYdg2AnTxhNyyBkfcQY0Y3DqFXtLEM6owgxuZdSR9KwFNAGapaKyjM+YBU8SvOczIDhMsibA4zYOVI6Z/s+KtNsXP6/AiXXHsE84= Received: from AS9PR04CA0142.eurprd04.prod.outlook.com (2603:10a6:20b:48a::16) by DU0P190MB1801.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:349::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 21:06:04 +0000 Received: from AMS0EPF000001A8.eurprd05.prod.outlook.com (2603:10a6:20b:48a:cafe::b5) by AS9PR04CA0142.outlook.office365.com (2603:10a6:20b:48a::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.29 via Frontend Transport; Mon, 21 Oct 2024 21:06:04 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001A8.mail.protection.outlook.com (10.167.16.148) with Microsoft SMTP Server id 15.20.8093.14 via Frontend Transport; Mon, 21 Oct 2024 21:06:03 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 45/73] net/ntnic: add MAC Rx module Date: Mon, 21 Oct 2024 23:04:47 +0200 Message-ID: <20241021210527.2075431-46-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241021210527.2075431-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001A8:EE_|DU0P190MB1801:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: b7a83584-0c9f-4df9-a2d4-08dcf2142c99 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?xHmHfRUVw4ehoSqxx3D3JnMwuft10O3y9idFBigQc8H1jdN+a81RoVR5KnC0?= =?us-ascii?Q?BZP2gLdHZzUgIwEYjES6WxOFGiZjTiC4wlMBx1z8ubpZjSgFzRYbKwxvyjnR?= =?us-ascii?Q?7OHogG7BWBbUhLvv0ZwWW78yfTrghIa2+ku+FeAgvvFC5ZxOldfoe4ExHU64?= =?us-ascii?Q?EJn2S51td4ee0klazQJ05CmR2qR/u3AOVTdJNMyREoNSKUo10C/JMqAlwHcr?= =?us-ascii?Q?ftz9BO8nAs503WmwwBDHJuz3D1ySD6Na3Iguce+/QlW0GQvs37v60ofo7CYN?= =?us-ascii?Q?5/6p/BwIwGYQAc8PLngAcPog6BvUxSTw6+7fRuAdLPUitj8Oa6JJanXE71GD?= =?us-ascii?Q?7IHDab0nZWY2RS/w6ikqOtL2miFUnbuxqtyU/fmrhl55maAOdIpm0fR9bXKQ?= =?us-ascii?Q?Fdl0Ba94y7OrY5ToKWX8eF2JmYB9K/zP9YeCeI7lBbpbtQE46m8q3VoiCT6O?= =?us-ascii?Q?Qc38iGnCQwuI+yQPdAr9PG41uwt8Ci20RIIDz1WzO2JNpU+vwuzxXRqm8VKs?= =?us-ascii?Q?qPgGAK0lhW0oyn0an9ft6Ji8us6Qxw1JfOX4vGgM90K2UWZX6BUlUPfpgZGB?= =?us-ascii?Q?4yQmy+jPQC5isrQQaBj5q7qjv2R9c/fXPbUh2maYc/hdHbktKSJDcIbjeRoS?= =?us-ascii?Q?U06cyD1UQS18Lb2rPfCaoootWozf/3TjeP81xlo0oHYY1972MD9JPokZh2gk?= =?us-ascii?Q?ZOb7Ox0sjrbsLZEa7SPCb0YPlkkautHuInSirzR1G5Ag0dybvaNTnfHbOeoR?= =?us-ascii?Q?zYy2DNgGb9RARGpFjQSOhG1WGL9rLZx6pcZPQm0EJTvFAbJywYIOoXcFyUFa?= =?us-ascii?Q?X+/W1/HRrqOl0pmcgQgIkMJScQZc4ZluTtiS00zSjcWSCq5afMf3iqunRdp/?= =?us-ascii?Q?z1VFif1THJ/QRnqWXjghJmfODdDZMvNQdUnQ69BeO77m4DCQunX0Jye2d3qn?= =?us-ascii?Q?G61ZbMMcMp41D38su5bUD4+yLMlW4NN7AdO+ghBnBBxBjesyJpLIU8MqQNDH?= =?us-ascii?Q?fuuCiIBKugE3TX63erPf2k/W9RdSq2+HqXkibOkPcY0Ex04zzIF4dSmHrYYV?= =?us-ascii?Q?VzWHIJHc5+aMyv4+SvUJXw/M1VXWu9sPvTZBMEgz9vVO5n6sPuSNih/TreHq?= =?us-ascii?Q?zjTh3rt4W5vs8JUkiQO7Eyf92CXMI13Rt5+j2B0joKzg3s6B0TYU77YhIoe2?= =?us-ascii?Q?d/hJ+9PRcDVok9I221kDZa9hvBmHjOZ3sVVp1aIgNX+Csp7JvyW8FBO+Z8DD?= =?us-ascii?Q?Efpce6BpuXSJFk2VLrP11Qq7k1lDcsGfiXc6ZU5ItgGrfEQfX0dshkWv+blp?= =?us-ascii?Q?AHNmTxdx6Y0Zezu/jmtSzdhHViuobeGld5AuSi6DMzj+7jKTLerqK1/yChsw?= =?us-ascii?Q?69EhgxKiYxL8TBPWbBo9jiKimAe7rFndy9G3mMpwqP8b88HpDA=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 2K6UAvqpMUFKzfnAZjHkjwyMmYtCmwZSPsvI6agZVAbjcD1KGzCR4AjSyn7pqIPjxR4LIwFTtVipeFUgTrcJsZs0fOboFD+cDxINs6TUOzT9ct1Oz4q6dW2o1qLv9apworMZapFCoX1Hl7z7LTPbG53i0sbxiAfEmNK9Hh5WtW7vTWHb4klV+eQMRsdveWvYxB4OaZJ/8j3Q+fy7d6B/zEq+1HatMOAuZeWTZsOAO3Wf+9WMh7kCfIKtoL9LYPMyUcgZv1JJIxKtImjp7rSFx3EoLV9S8jjJghG/osaYMlywF9TbCdOEDF5KChu/VADfjmtKLidJrujFN1k8+M5Vc9Lx4TY94a3QZB28m/y3cwRO4Azzomg44RteyFLCJmAsXtd/pgmGUx2FQgSbJVK5etBzK0tBdiail+HMmJhLhuF7xuD5qCLLVycYHkbYDVMhL4FXSDUHoqyKAjdjawoP3l7A8RRnfS4kprsjxNQBRaLe9jLMz6uYQwlPN8GA3/cRU9Nc9N0d/AskTk8ifCAiHvSqMXiwzILl896l2bG3nuxLHvKjR/9Gk+JrRioc2WnjsHfIUBOADchLMhpp1C0zmKjyZgwKwP8NqvLfTFQNj8SRQ+k3o92x52vEYMR/2xTQXJDrs6GSfIaE6umDATsHDNTwlMZoi3T1jfIwhYk3mvQ= X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 21:06:03.9739 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b7a83584-0c9f-4df9-a2d4-08dcf2142c99 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A8.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0P190MB1801 X-BESS-ID: 1729544766-302135-12912-42511-2 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.17.113 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmam5sZAVgZQ0CzNINncyNQi1S jFwMQkMTUlOdEozSTJMM0gLS01Mc1UqTYWACaVYgRBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259883 [from cloudscan9-212.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The IP Fragmenter module can fragment outgoing packets based on a programmable MTU. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 61 ++++++++++++++++++- .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 3 +- .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../supported/nthw_fpga_reg_defs_mac_rx.h | 29 +++++++++ 4 files changed, 92 insertions(+), 2 deletions(-) create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index 509e1f6860..eecd6342c0 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -1774,6 +1774,63 @@ static nthw_fpga_register_init_s mac_pcs_registers[] = { }, }; +static nthw_fpga_field_init_s mac_rx_bad_fcs_fields[] = { + { MAC_RX_BAD_FCS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_fragment_fields[] = { + { MAC_RX_FRAGMENT_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_packet_bad_fcs_fields[] = { + { MAC_RX_PACKET_BAD_FCS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_packet_small_fields[] = { + { MAC_RX_PACKET_SMALL_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_bytes_fields[] = { + { MAC_RX_TOTAL_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_good_bytes_fields[] = { + { MAC_RX_TOTAL_GOOD_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_good_packets_fields[] = { + { MAC_RX_TOTAL_GOOD_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_packets_fields[] = { + { MAC_RX_TOTAL_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_undersize_fields[] = { + { MAC_RX_UNDERSIZE_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s mac_rx_registers[] = { + { MAC_RX_BAD_FCS, 0, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_bad_fcs_fields }, + { MAC_RX_FRAGMENT, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_fragment_fields }, + { + MAC_RX_PACKET_BAD_FCS, 7, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_packet_bad_fcs_fields + }, + { MAC_RX_PACKET_SMALL, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_packet_small_fields }, + { MAC_RX_TOTAL_BYTES, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_total_bytes_fields }, + { + MAC_RX_TOTAL_GOOD_BYTES, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_total_good_bytes_fields + }, + { + MAC_RX_TOTAL_GOOD_PACKETS, 2, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_total_good_packets_fields + }, + { MAC_RX_TOTAL_PACKETS, 1, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_total_packets_fields }, + { MAC_RX_UNDERSIZE, 8, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_undersize_fields }, +}; + static nthw_fpga_field_init_s pci_rd_tg_tg_ctrl_fields[] = { { PCI_RD_TG_TG_CTRL_TG_RD_RDY, 1, 0, 0 }, }; @@ -2123,6 +2180,8 @@ static nthw_fpga_module_init_s fpga_modules[] = { MOD_MAC_PCS, 1, MOD_MAC_PCS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB2, 11776, 44, mac_pcs_registers }, + { MOD_MAC_RX, 0, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 10752, 9, mac_rx_registers }, + { MOD_MAC_RX, 1, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 12288, 9, mac_rx_registers }, { MOD_PCI_RD_TG, 0, MOD_PCI_RD_TG, 0, 1, NTHW_FPGA_BUS_TYPE_RAB0, 2320, 6, pci_rd_tg_registers @@ -2294,5 +2353,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 26, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 28, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index b6be02f45e..5983ba7095 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -29,6 +29,7 @@ #define MOD_IIC (0x7629cddbUL) #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) +#define MOD_MAC_RX (0x6347b490UL) #define MOD_PCIE3 (0xfbc48c18UL) #define MOD_PCI_RD_TG (0x9ad9eed2UL) #define MOD_PCI_WR_TG (0x274b69e1UL) @@ -43,7 +44,7 @@ #define MOD_TX_CPY (0x60acf217UL) #define MOD_TX_INS (0x59afa100UL) #define MOD_TX_RPL (0x1095dfbbUL) -#define MOD_IDX_COUNT (14) +#define MOD_IDX_COUNT (31) /* aliases - only aliases go below this point */ #endif /* _NTHW_FPGA_MOD_DEFS_H_ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 3560eeda7d..5ebbec6c7e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -30,6 +30,7 @@ #include "nthw_fpga_reg_defs_ins.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" +#include "nthw_fpga_reg_defs_mac_rx.h" #include "nthw_fpga_reg_defs_pcie3.h" #include "nthw_fpga_reg_defs_pci_rd_tg.h" #include "nthw_fpga_reg_defs_pci_wr_tg.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h new file mode 100644 index 0000000000..3829c10f3b --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h @@ -0,0 +1,29 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +#ifndef _NTHW_FPGA_REG_DEFS_MAC_RX_ +#define _NTHW_FPGA_REG_DEFS_MAC_RX_ + +/* MAC_RX */ +#define MAC_RX_BAD_FCS (0xca07f618UL) +#define MAC_RX_BAD_FCS_COUNT (0x11d5ba0eUL) +#define MAC_RX_FRAGMENT (0x5363b736UL) +#define MAC_RX_FRAGMENT_COUNT (0xf664c9aUL) +#define MAC_RX_PACKET_BAD_FCS (0x4cb8b34cUL) +#define MAC_RX_PACKET_BAD_FCS_COUNT (0xb6701e28UL) +#define MAC_RX_PACKET_SMALL (0xed318a65UL) +#define MAC_RX_PACKET_SMALL_COUNT (0x72095ec7UL) +#define MAC_RX_TOTAL_BYTES (0x831313e2UL) +#define MAC_RX_TOTAL_BYTES_COUNT (0xe5d8be59UL) +#define MAC_RX_TOTAL_GOOD_BYTES (0x912c2d1cUL) +#define MAC_RX_TOTAL_GOOD_BYTES_COUNT (0x63bb5f3eUL) +#define MAC_RX_TOTAL_GOOD_PACKETS (0xfbb4f497UL) +#define MAC_RX_TOTAL_GOOD_PACKETS_COUNT (0xae9d21b0UL) +#define MAC_RX_TOTAL_PACKETS (0xb0ea3730UL) +#define MAC_RX_TOTAL_PACKETS_COUNT (0x532c885dUL) +#define MAC_RX_UNDERSIZE (0xb6fa4bdbUL) +#define MAC_RX_UNDERSIZE_COUNT (0x471945ffUL) + +#endif /* _NTHW_FPGA_REG_DEFS_MAC_RX_ */ -- 2.45.0