From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id B0CDF45B96; Tue, 22 Oct 2024 00:39:48 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id CA99640A70; Tue, 22 Oct 2024 00:39:40 +0200 (CEST) Received: from egress-ip42b.ess.de.barracuda.com (egress-ip42b.ess.de.barracuda.com [18.185.115.246]) by mails.dpdk.org (Postfix) with ESMTP id 523E940B9F for ; Tue, 22 Oct 2024 00:39:37 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05lp2105.outbound.protection.outlook.com [104.47.18.105]) by mx-outbound19-70.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 21 Oct 2024 22:39:36 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=o7rR8+aYeFDBFeTb4GJW7Gut06lF0COLFqRyCUYAQvwvLOjQMOKntp8JlIcwQQJBoM1+QzI4iEIe4q53bt5sAgdgjfGJ+NgrGSYHmJs22CgcGNiVE7qWPQ4qMvmd+KAQN09HtmXmRzMcM1hETMwMBE2hSHgbLC5tHI17kroJJkwmcj2oUHTmEPyPyQxHMBDty2OmOV17nZMFhGHx3FnMEPtLDvrTyoG3tU+m54og76cWNpZi7QyMEdt4T51NaJCS/GYv9WHDnRiDRnwmgUyu0/QGMwPL7SDRNjHlscBvz9bqBIN8zR40P5XTXmqBjvhbqifNvKEzc1EjEARN9kxxkA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=coZwrszr7xAT2+NADYFqJ+oZ7MRcgQgFoS9d+NR/cfttcjS15nqFVjJjaO+IuZG1+BG+4tUSKfANp+2t5LGyFe/jGJOb203siq7+n56qvuvh32xjt6GeUdtFyqGehS9ikC83cNpVm3FnGQR0F7oBhocFcJdTL5cYe/sxkAl+D3/PI2cItjGCCsRZHF+7zPR0tbmJsMxwBAh9k4dEncOrlmOfRL0lH4FsP/M4T7r3yxm2VO+7ykSLEDqSkt8E5i8+8qqw77QbbPe4Z9YXUIGaa/XMEoxaP8DkK9SwpuY4gbbCdYb9KJT5A6nG+0V8LkcQWHoJzjTaHDyPm6N3C0JkwA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=CX6oaErARAtH8KbsX7NQk8dfRO2RRtzZgIntphsd1F/W5t9zftM8jPehybJGXhkQvbYfqTCV5k3UxXlK8IPOZ13wEzGgWk28v1UZYLmxcEiVd2K5BrolcFcdkPkcNjZIQQufO7LlTAePJJLZbQO7c7v8py7b4V6ys6OUNwZegzk= Received: from AS9PR04CA0150.eurprd04.prod.outlook.com (2603:10a6:20b:48a::23) by VI1P190MB0800.EURP190.PROD.OUTLOOK.COM (2603:10a6:800:128::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 21:06:13 +0000 Received: from AMS0EPF000001A8.eurprd05.prod.outlook.com (2603:10a6:20b:48a:cafe::a7) by AS9PR04CA0150.outlook.office365.com (2603:10a6:20b:48a::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.29 via Frontend Transport; Mon, 21 Oct 2024 21:06:13 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001A8.mail.protection.outlook.com (10.167.16.148) with Microsoft SMTP Server id 15.20.8093.14 via Frontend Transport; Mon, 21 Oct 2024 21:06:12 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 59/73] net/ntnic: add STA module Date: Mon, 21 Oct 2024 23:05:01 +0200 Message-ID: <20241021210527.2075431-60-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241021210527.2075431-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001A8:EE_|VI1P190MB0800:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 5c2618bf-9703-4289-a12a-08dcf21431e8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?AqyEW4MhVyAAaX58k/+j8ueJPOszE16W1AZmAskW4Z70WJjMPvAItW3GTkTP?= =?us-ascii?Q?Z689C0rCld8zBcLV2IvO3vsHOJq6T6pCayhLSIv0xfjuq7LE5Sw0sVbBQf8I?= =?us-ascii?Q?YmWEuFUEhy8eeC8vA4rfsXYi1Z9fAtjLlLytuedRbuE425ViD/NnaoHa4kqC?= =?us-ascii?Q?4h/jCsdRwHgHxRmVT1rXMsHsw74TXg76OkiB1ZeRztQ3VeC/hOfVzm8Aooa7?= =?us-ascii?Q?WMnnBF4iycbLaZIWQv4rb+0t2RoVlpxRIHZHmvvbakfMn/lL+qp/MPj3z6Nh?= =?us-ascii?Q?EadeYHBwZHoHqXfQkHj6tLyrahYjDDiWk2Caa1OOmz6j127ay2ebd5iOsnon?= =?us-ascii?Q?JWKHSdxAH0btbj9e2s7nBHFIe5IJjlDGBKm6oGzrhjEOA4COEi9q5bqLoSRz?= =?us-ascii?Q?dATWZvsNc5KtjP3/tb+gdzGB3fGLR9miv15iov0uhF5R5MYA3rqqycE2YcOG?= =?us-ascii?Q?3IfvO6b31YD3/N0bF1HwfwGbF9Pol/SuDYkG8zMFHYH+AfkIRQBwzN4zLWUY?= =?us-ascii?Q?5VM7BvECknw1Qn5Jp7M4IYxV6+UVenNpROOJVaEwx65Lo2Z3iR7S32SyOJVG?= =?us-ascii?Q?andCxnj9brkEiMZ6DmOHBySRiFefV/2LCicKFz/9sQyNKRmwSZbwY5N/NE62?= =?us-ascii?Q?rVTHP+J64TDIknp/xtYxliIu7V9dsm9Xy9YTPQ1y6kscfLMh9wksj4tdA4Q7?= =?us-ascii?Q?AkOkMz9FMNAPEbCabrG/i5q0CzwnZuXasb3bBasi8Z+ZjHnariYBgg1XSuyb?= =?us-ascii?Q?3is8CAVLiTju8sK2TYh9STom98LpwCdRgNS2OP5t48ocLD2YLb+r3v7Y2z6U?= =?us-ascii?Q?rauGmP047CKONLDVOpmq5G/55LdI3pdb/gX8n7ME4wVyKXNS8OkIYDd6NfW2?= =?us-ascii?Q?8oRaqoT1uDXFVRgJYT9UunTJpxNZMpCZ/FHBpny839N+Tg1Rnj2E1q1fa+ub?= =?us-ascii?Q?bBRTjU8Tk8mkngwPK0WHPvxzJN0y92bTWDVrxMsK8czakODY6UlLFElTiv7b?= =?us-ascii?Q?v2GzPggm21IQA3k0mWWT84bk4bU8ZDe7wHeNNzhOSPFOJM5XA2QlFp0IKm4p?= =?us-ascii?Q?vvjJWeYvYK7hyGQLc3U/lzx47NVclsbPsIQu9jjWh1GN08TCetz5Zfa0TGFH?= =?us-ascii?Q?q9R88NnzCE30v5SpAJC+RhR01bHM+0AnU5jVMC2Xl9fzuzcVVl/VHeyH+851?= =?us-ascii?Q?z2PjTXjjtWjdjt424O6xZ/yw4Lh19TuHFEvhmhh/aAV8D+WUxvdCzY3pU1Ow?= =?us-ascii?Q?ZvP+JAYnjcJTasZoUFRbJZEOUxHcOMORQmC50MzWvZ+bppI5U381gyDRhePR?= =?us-ascii?Q?oBzplMDsrXWV9wbAUVVVq9xd0CJX/CFFi+YiZjtsUnkYmSx//Wtu0WAIOXNV?= =?us-ascii?Q?zy0MIMhDoKJaYNfufkqzqZb32f+6Mgi/MvtM01Ww2evLXWEClg=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 4qBRiAsHQeDAbDWV7GUtUuosoOMHvapEFNHCXS0rDsy80xGbWWISqjsdcKyXgg3VD6sSKdl8xBeCakRyOIWMsH9B0zCEA9Cl9P0KcPmp4UMNjeHpBtwmUx2acAtxYNe9PnQTgRY/OxyscXktwktdvSFi6BYH2JKlg/C4V5ZFN57ZUoo+vjkn0gihUI34ylth4TtWle2jqhMj3eSJIjqazJNvUiCV5QeXjRIgp4Gv1AQNr0xadVO/SJNQz1IfrABXILCfaaVodzMwbhacYDO3G+/wgYGC6M9uA/uaY0+15Lsy1McaVRqx+T7uHhIZ6ZFZ53qeJCeZAhEK9UJqGuvEAE1UO/M/pH7uFABbfjB0xBQjFsyErREYPgFySLnhuoJB8lxnRjb7Gv1jn11W4BVg7i3Wo5HKY5b7cwC8Ixc+68189Bkg6K9kJi3/f0i8zNvYqlOLXg00XtfPINKCqb9rtCHa+2CLbBK3AsC5GTnFVb2OYrNQiVRgQ3zk3ahyup4RTsiTtVOw/K3kpdZMy8xxhptjTdlZnaG5dqYzpgucMC4ydXp/OAmlQ08xn4C4Gr9esHbVLVf3OJXAbwKURzvXhQY7KUVZHDk4SDFdEuYqv8am6dWirb82N+lTG5clf0z8iHnrInSO4XGWdMnt94sGMrBL7rZD1CfH2lza3hLkUS4= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 21:06:12.8802 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5c2618bf-9703-4289-a12a-08dcf21431e8 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A8.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1P190MB0800 X-OriginatorOrg: napatech.com X-BESS-ID: 1729550376-304934-12652-49167-1 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.18.105 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmYWlkZAVgZQMDEl1TQx0dTMxC jNMCk5JTnZxNDU0izZ2CAxMSXJItFSqTYWABnGg75BAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259884 [from cloudscan17-193.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets fpga map was extended with STA module support which enable statistics functionality. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 92 ++++++++++++++++++- .../nthw/supported/nthw_fpga_mod_str_map.c | 1 + .../nthw/supported/nthw_fpga_reg_defs_sta.h | 8 ++ 3 files changed, 100 insertions(+), 1 deletion(-) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index a3d9f94fc6..efdb084cd6 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -2486,6 +2486,95 @@ static nthw_fpga_register_init_s slc_registers[] = { { SLC_RCP_DATA, 1, 36, NTHW_FPGA_REG_TYPE_WO, 0, 7, slc_rcp_data_fields }, }; +static nthw_fpga_field_init_s sta_byte_fields[] = { + { STA_BYTE_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_cfg_fields[] = { + { STA_CFG_CNT_CLEAR, 1, 1, 0 }, + { STA_CFG_DMA_ENA, 1, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_cv_err_fields[] = { + { STA_CV_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_fcs_err_fields[] = { + { STA_FCS_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_lsb_fields[] = { + { STA_HOST_ADR_LSB_LSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_msb_fields[] = { + { STA_HOST_ADR_MSB_MSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_load_bin_fields[] = { + { STA_LOAD_BIN_BIN, 32, 0, 8388607 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_0_fields[] = { + { STA_LOAD_BPS_RX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_1_fields[] = { + { STA_LOAD_BPS_RX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_0_fields[] = { + { STA_LOAD_BPS_TX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_1_fields[] = { + { STA_LOAD_BPS_TX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_0_fields[] = { + { STA_LOAD_PPS_RX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_1_fields[] = { + { STA_LOAD_PPS_RX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_0_fields[] = { + { STA_LOAD_PPS_TX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_1_fields[] = { + { STA_LOAD_PPS_TX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_pckt_fields[] = { + { STA_PCKT_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_status_fields[] = { + { STA_STATUS_STAT_TOGGLE_MISSED, 1, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s sta_registers[] = { + { STA_BYTE, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_byte_fields }, + { STA_CFG, 0, 2, NTHW_FPGA_REG_TYPE_RW, 0, 2, sta_cfg_fields }, + { STA_CV_ERR, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_cv_err_fields }, + { STA_FCS_ERR, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_fcs_err_fields }, + { STA_HOST_ADR_LSB, 1, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_lsb_fields }, + { STA_HOST_ADR_MSB, 2, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_msb_fields }, + { STA_LOAD_BIN, 8, 32, NTHW_FPGA_REG_TYPE_WO, 8388607, 1, sta_load_bin_fields }, + { STA_LOAD_BPS_RX_0, 11, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_0_fields }, + { STA_LOAD_BPS_RX_1, 13, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_1_fields }, + { STA_LOAD_BPS_TX_0, 15, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_0_fields }, + { STA_LOAD_BPS_TX_1, 17, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_1_fields }, + { STA_LOAD_PPS_RX_0, 10, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_0_fields }, + { STA_LOAD_PPS_RX_1, 12, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_1_fields }, + { STA_LOAD_PPS_TX_0, 14, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_0_fields }, + { STA_LOAD_PPS_TX_1, 16, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_1_fields }, + { STA_PCKT, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_pckt_fields }, + { STA_STATUS, 7, 1, NTHW_FPGA_REG_TYPE_RC1, 0, 1, sta_status_fields }, +}; + static nthw_fpga_module_init_s fpga_modules[] = { { MOD_CAT, 0, MOD_CAT, 0, 21, NTHW_FPGA_BUS_TYPE_RAB1, 768, 34, cat_registers }, { MOD_CSU, 0, MOD_CSU, 0, 0, NTHW_FPGA_BUS_TYPE_RAB1, 9728, 2, csu_registers }, @@ -2537,6 +2626,7 @@ static nthw_fpga_module_init_s fpga_modules[] = { { MOD_TX_CPY, 0, MOD_CPY, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 9216, 26, cpy_registers }, { MOD_TX_INS, 0, MOD_INS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB1, 8704, 2, ins_registers }, { MOD_TX_RPL, 0, MOD_RPL, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 8960, 6, rpl_registers }, + { MOD_STA, 0, MOD_STA, 0, 9, NTHW_FPGA_BUS_TYPE_RAB0, 2048, 17, sta_registers }, }; static nthw_fpga_prod_param_s product_parameters[] = { @@ -2695,5 +2785,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 35, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 36, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c index 150b9dd976..a2ab266931 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c @@ -19,5 +19,6 @@ const struct nthw_fpga_mod_str_s sa_nthw_fpga_mod_str_map[] = { { MOD_RAC, "RAC" }, { MOD_RST9563, "RST9563" }, { MOD_SDC, "SDC" }, + { MOD_STA, "STA" }, { 0UL, NULL } }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h index 640ffcbc52..0cd183fcaa 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h @@ -7,11 +7,17 @@ #define _NTHW_FPGA_REG_DEFS_STA_ /* STA */ +#define STA_BYTE (0xa08364d4UL) +#define STA_BYTE_CNT (0x3119e6bcUL) #define STA_CFG (0xcecaf9f4UL) #define STA_CFG_CNT_CLEAR (0xc325e12eUL) #define STA_CFG_CNT_FRZ (0x8c27a596UL) #define STA_CFG_DMA_ENA (0x940dbacUL) #define STA_CFG_TX_DISABLE (0x30f43250UL) +#define STA_CV_ERR (0x7db7db5dUL) +#define STA_CV_ERR_CNT (0x2c02fbbeUL) +#define STA_FCS_ERR (0xa0de1647UL) +#define STA_FCS_ERR_CNT (0xc68c37d1UL) #define STA_HOST_ADR_LSB (0xde569336UL) #define STA_HOST_ADR_LSB_LSB (0xb6f2f94bUL) #define STA_HOST_ADR_MSB (0xdf94f901UL) @@ -34,6 +40,8 @@ #define STA_LOAD_PPS_TX_0_PPS (0x788a7a7bUL) #define STA_LOAD_PPS_TX_1 (0xd37d1c89UL) #define STA_LOAD_PPS_TX_1_PPS (0x45ea53cbUL) +#define STA_PCKT (0xecc8f30aUL) +#define STA_PCKT_CNT (0x63291d16UL) #define STA_STATUS (0x91c5c51cUL) #define STA_STATUS_STAT_TOGGLE_MISSED (0xf7242b11UL) -- 2.45.0