From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3B26A45A68; Tue, 22 Oct 2024 20:29:21 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 2A34440A73; Tue, 22 Oct 2024 20:29:21 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 9A56140A77 for ; Tue, 22 Oct 2024 20:29:18 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05lp2104.outbound.protection.outlook.com [104.47.18.104]) by mx-outbound15-54.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Tue, 22 Oct 2024 18:29:17 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=pW+TuXyC0Co9RNMjb90rkVj13RysmNfalRr/hpnSXKav4o0wvCoS1SWatINK0wYoH92quChdQIdjFfTIVoPcvVmluT1xH4Cd0nsmfGXkMJx/D+kWTIOZDO8mOXa/2jhgGPge/Cc50Ayktmp+ZYB7i1RNXDGPFRXiA+ZiiyldqyKqbcu3ClJUTVxQpSAdus2ZoaoD0njWPFbxb9CZ0+Z+ur0v3UD4cQj5nQPZG+hUb2LNSPWeUeZPWWbGiKT0xB23jT522im7DQxLV9TFCXbK1scFyPG5ubpBQbMjox+CUUBHMSQcrAgH/x5eFpIJypUEohPolNjuqpYTYYJDkDrcOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hNAUT4XwM88WF2caY8GyE1iRxqxTmear16iCDpwLAjk=; b=l1RymdLtZ4+/K3mLRHzcQAL04RbrYc3p35sR1Nk+SgzwwXVyKvG591Cwe/eI8McsZf+g1KNJnXBjB+uOCl1oT/3+iiligPY9w7qaCMzkp8+Ja3XoumApRSzkMjnaBJpbqGuobOCpZtqraJdnr1X30l3E3eGzL8RxQlndOS11fmgnZd1C0PyqfXIbxxOpqIBxwyiGrFvGQaossMWWNIZ8OxArRrEyaEj3k7jEW8S7R9LGibzOXramjpkiWqz/3L621I4hbneksq1kdG1YPlHsB0gtb5Jd9aL8qvN+uwzDlpQg5OxXK2RkwblJfk1H/hHEIjqytx5KZfWGOsRWuSxcWw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hNAUT4XwM88WF2caY8GyE1iRxqxTmear16iCDpwLAjk=; b=jrVpuJm/pnyzcmKvlZJmj6hFn+z0yh3Y/xdq6I/oBYPWIRFp5DKx1Tm51zhza0OVUzPnouDyx2PO7URuEwTrfMD0ZfPmT1qU7fpmEfzfzr6Y8gaD9mwzOwBaaKm61Kt719Te1hiqr1aLR3qCNla7NLz6lRwka8Zm0bClfGGbRCI= Received: from DB9PR06CA0001.eurprd06.prod.outlook.com (2603:10a6:10:1db::6) by PAXP190MB1766.EURP190.PROD.OUTLOOK.COM (2603:10a6:102:283::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.16; Tue, 22 Oct 2024 16:56:48 +0000 Received: from DU2PEPF0001E9C2.eurprd03.prod.outlook.com (2603:10a6:10:1db:cafe::9a) by DB9PR06CA0001.outlook.office365.com (2603:10a6:10:1db::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.29 via Frontend Transport; Tue, 22 Oct 2024 16:56:47 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DU2PEPF0001E9C2.mail.protection.outlook.com (10.167.8.71) with Microsoft SMTP Server id 15.20.8093.14 via Frontend Transport; Tue, 22 Oct 2024 16:56:47 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, stephen@networkplumber.org, Oleksandr Kolomeiets Subject: [PATCH v2 45/73] net/ntnic: add MAC Rx module Date: Tue, 22 Oct 2024 18:55:02 +0200 Message-ID: <20241022165541.3186140-46-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241022165541.3186140-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> <20241022165541.3186140-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF0001E9C2:EE_|PAXP190MB1766:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: f70d7803-c4fb-4d4d-7616-08dcf2ba846f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?bQYpoFL7thKG0X7X09qRh/3j/eJKIcTbI0e/ZGiunwyj413Z7snvlITypIjj?= =?us-ascii?Q?T6yRffyeBPgbCXk15rnDP9H9hQwxr9huxqHJZtAs1JRCnxMYeKhQN+R6JsJw?= =?us-ascii?Q?ywLoxyHuPNimZ/iyIkb3j3+RGzWxMTooj1LCG0VEJLdJQBZ/Hus5CbMqXhyn?= =?us-ascii?Q?EfVAsTR1HjgUDiUZoTDFEHDftITTL5QrIi1nTaFiCxB/hLppptldwhtPsQLi?= =?us-ascii?Q?mdTL9CK9TDuLTm9jIxdP9mfZ7zo7nzPq8mAaNp6GCMrP5kmrAgx4AhEcb7G5?= =?us-ascii?Q?HyXJWGvgVzDcGwTlwRp0mixl74MW1L8DuBhnEAsnJeniWaabrnw3FYrk0NBG?= =?us-ascii?Q?+LamXAlLiw6Wcj2NgaPetY5oEaxcxN40MqvKsWL0HGk+NFA/TLrNGeDQFQEV?= =?us-ascii?Q?J2/RJKD6vAbjEK9w5l8jhJgxMLxHcQVI+ZPBxXZazgOk/6bf1GD1UkHuPyWe?= =?us-ascii?Q?+p4QcIqM5IT2JcAYmNy/2gBrrUaHTTR3hv7bwvBqsNASaHyZA7zBAxrjHvl3?= =?us-ascii?Q?sXIvyNyyKGysUumbdzWQ/sik/0P5NYgIB0FUywkLGjU/c/X5K+o9XGWRnkZY?= =?us-ascii?Q?2CgXcB1AcjSk4JsehYknvbwhh5S+i97fBn7oFwuNZ2mZ6JsQAg4fBnXNjr0a?= =?us-ascii?Q?uKYfBdjeNYB5EcMFoAR/zN/q8CkOvgAmSCujc0D37EUxuGsutwCdyJ4egkP5?= =?us-ascii?Q?PRL+HcyH9DYe7PMPgs3jO4hnLcvJf08G10kue7phEdpZhw/WT0jws9jyrvYU?= =?us-ascii?Q?bE4qzKwDxai14FBgZ1pu59PofW1nfE0s+5unzkTchy3IRfXEBybfGZAsP/8b?= =?us-ascii?Q?PR8E9l8/NOm6zf/BwYbi1PdFqAr/f67kF2YF24FL8SFv/M49X2XhdiKEGLYO?= =?us-ascii?Q?GaU/e83ZYVbhn7OK+XBpX3YY4mnDw5/03uIqQmaZi0O8PJ4ok3e6Pcagw8Ix?= =?us-ascii?Q?bGSN5gZ0CKNGKj+UxwVd4D4yUGXfPR4vjakbJXzQpNTiS/xkrM6mg1zUJLmw?= =?us-ascii?Q?3SpVMTqPw/4wksYakNGdw1VZczbEwYOFBUTh6jIl+oDZygX7UKnhPL10m5vG?= =?us-ascii?Q?LcGJTm30uXn8mNVQ01XJDRQp8+ModNdbsmRNPgTvvcf/temteski5CxqgbjU?= =?us-ascii?Q?MG7TpkDaJX8Qtn5yILXnylk6XIPGM63xXScBIyiN42J4PJYdVZ8trWhJDQ5H?= =?us-ascii?Q?Ky+2SXglQKA3x0RkRnEc3iO5JBvVdZLcd55JPfXdMGTXIQRf5vacNXQLuZr2?= =?us-ascii?Q?roh5dg/ykeq2U/21cd1oKMjS8ixZ9uc5Es0owVckuKPesZP7OZCy6JRtVcox?= =?us-ascii?Q?YauL8TG6MsP3Zi3Tnx0Rh69VRsw834+x40Q+r/Mrl4byPM9y4ZEQ1AXXCQlA?= =?us-ascii?Q?xkz6/jz9ZDjxbSr7arxCn8D/DrdjXImsoLIkooFYN4odA2pcqg=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: s2f1omXpQw8utRS6thf/8dnArP6vp+OpAAJNKyUpfqJ49Go+bdJIc4jZwQzx4KkWgvQYMhF2o1zn8/2YZmN/IwTkUp/iDJg3gbM8yDc+IzrAv/fwygFLAijzhxvepBHTW44cq6CzxXUAJcgAKAiYmf0Ckue1wk45S8cVllyYWvz+fEVkQpQX/fJh65QrvcuGgMveh663HW1KTDdSSRJPe5WoIdwFHS2jKA0HsUnWSCMb2G57+3Cel1QtMKQdZ4a6LVhSv2cG1uFSeXSNKfOCId5d+c+3h+4eTV/LAQFht+A40btILjz2XWD5EHXTamcZgDYqm98JDVroGp6T82edY3sb0j6T70FXmp8EzwjZv3jnlbTZjP1wZ8KAPELUtPxcegTsNCF3cZQgeIzhIALcbFn/Ka3nG+fwU4qOXX/egknJFfxVDy7QqGPYmPDs74bi1v5BurcMQUDLGbRpxBds4urvgZ7s62fFJlD2Dxjc0GIuV1lXNLKmICe7cv91pEXuHB3+wCOFuIzuFlkH4l97w25+FuJpRxdcWcxOO8S3xzXMK2boO4XYDcZaQfW4ilFcUpo8ivLXVTKlWF1ioNBFMgQpfOnlg+7dvaVDkmJJr556cTlCrXUHo/221kbuRUaMJv3xYVcFtZLaWAUUPGH1RLLcNVa2pQ+zLIdOgq5MGnE= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Oct 2024 16:56:47.5910 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f70d7803-c4fb-4d4d-7616-08dcf2ba846f X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF0001E9C2.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXP190MB1766 X-OriginatorOrg: napatech.com X-BESS-ID: 1729621757-303894-12659-17497-1 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.18.104 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmam5sZAVgZQ0CzNINncyNQi1S jFwMQkMTUlOdEozSTJMM0gLS01Mc1UqTYWACaVYgRBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259903 [from cloudscan10-242.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The IP Fragmenter module can fragment outgoing packets based on a programmable MTU. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 61 ++++++++++++++++++- .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 3 +- .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../supported/nthw_fpga_reg_defs_mac_rx.h | 29 +++++++++ 4 files changed, 92 insertions(+), 2 deletions(-) create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index 509e1f6860..eecd6342c0 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -1774,6 +1774,63 @@ static nthw_fpga_register_init_s mac_pcs_registers[] = { }, }; +static nthw_fpga_field_init_s mac_rx_bad_fcs_fields[] = { + { MAC_RX_BAD_FCS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_fragment_fields[] = { + { MAC_RX_FRAGMENT_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_packet_bad_fcs_fields[] = { + { MAC_RX_PACKET_BAD_FCS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_packet_small_fields[] = { + { MAC_RX_PACKET_SMALL_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_bytes_fields[] = { + { MAC_RX_TOTAL_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_good_bytes_fields[] = { + { MAC_RX_TOTAL_GOOD_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_good_packets_fields[] = { + { MAC_RX_TOTAL_GOOD_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_packets_fields[] = { + { MAC_RX_TOTAL_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_undersize_fields[] = { + { MAC_RX_UNDERSIZE_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s mac_rx_registers[] = { + { MAC_RX_BAD_FCS, 0, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_bad_fcs_fields }, + { MAC_RX_FRAGMENT, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_fragment_fields }, + { + MAC_RX_PACKET_BAD_FCS, 7, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_packet_bad_fcs_fields + }, + { MAC_RX_PACKET_SMALL, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_packet_small_fields }, + { MAC_RX_TOTAL_BYTES, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_total_bytes_fields }, + { + MAC_RX_TOTAL_GOOD_BYTES, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_total_good_bytes_fields + }, + { + MAC_RX_TOTAL_GOOD_PACKETS, 2, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_total_good_packets_fields + }, + { MAC_RX_TOTAL_PACKETS, 1, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_total_packets_fields }, + { MAC_RX_UNDERSIZE, 8, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_undersize_fields }, +}; + static nthw_fpga_field_init_s pci_rd_tg_tg_ctrl_fields[] = { { PCI_RD_TG_TG_CTRL_TG_RD_RDY, 1, 0, 0 }, }; @@ -2123,6 +2180,8 @@ static nthw_fpga_module_init_s fpga_modules[] = { MOD_MAC_PCS, 1, MOD_MAC_PCS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB2, 11776, 44, mac_pcs_registers }, + { MOD_MAC_RX, 0, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 10752, 9, mac_rx_registers }, + { MOD_MAC_RX, 1, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 12288, 9, mac_rx_registers }, { MOD_PCI_RD_TG, 0, MOD_PCI_RD_TG, 0, 1, NTHW_FPGA_BUS_TYPE_RAB0, 2320, 6, pci_rd_tg_registers @@ -2294,5 +2353,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 26, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 28, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index b6be02f45e..5983ba7095 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -29,6 +29,7 @@ #define MOD_IIC (0x7629cddbUL) #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) +#define MOD_MAC_RX (0x6347b490UL) #define MOD_PCIE3 (0xfbc48c18UL) #define MOD_PCI_RD_TG (0x9ad9eed2UL) #define MOD_PCI_WR_TG (0x274b69e1UL) @@ -43,7 +44,7 @@ #define MOD_TX_CPY (0x60acf217UL) #define MOD_TX_INS (0x59afa100UL) #define MOD_TX_RPL (0x1095dfbbUL) -#define MOD_IDX_COUNT (14) +#define MOD_IDX_COUNT (31) /* aliases - only aliases go below this point */ #endif /* _NTHW_FPGA_MOD_DEFS_H_ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 3560eeda7d..5ebbec6c7e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -30,6 +30,7 @@ #include "nthw_fpga_reg_defs_ins.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" +#include "nthw_fpga_reg_defs_mac_rx.h" #include "nthw_fpga_reg_defs_pcie3.h" #include "nthw_fpga_reg_defs_pci_rd_tg.h" #include "nthw_fpga_reg_defs_pci_wr_tg.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h new file mode 100644 index 0000000000..3829c10f3b --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h @@ -0,0 +1,29 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +#ifndef _NTHW_FPGA_REG_DEFS_MAC_RX_ +#define _NTHW_FPGA_REG_DEFS_MAC_RX_ + +/* MAC_RX */ +#define MAC_RX_BAD_FCS (0xca07f618UL) +#define MAC_RX_BAD_FCS_COUNT (0x11d5ba0eUL) +#define MAC_RX_FRAGMENT (0x5363b736UL) +#define MAC_RX_FRAGMENT_COUNT (0xf664c9aUL) +#define MAC_RX_PACKET_BAD_FCS (0x4cb8b34cUL) +#define MAC_RX_PACKET_BAD_FCS_COUNT (0xb6701e28UL) +#define MAC_RX_PACKET_SMALL (0xed318a65UL) +#define MAC_RX_PACKET_SMALL_COUNT (0x72095ec7UL) +#define MAC_RX_TOTAL_BYTES (0x831313e2UL) +#define MAC_RX_TOTAL_BYTES_COUNT (0xe5d8be59UL) +#define MAC_RX_TOTAL_GOOD_BYTES (0x912c2d1cUL) +#define MAC_RX_TOTAL_GOOD_BYTES_COUNT (0x63bb5f3eUL) +#define MAC_RX_TOTAL_GOOD_PACKETS (0xfbb4f497UL) +#define MAC_RX_TOTAL_GOOD_PACKETS_COUNT (0xae9d21b0UL) +#define MAC_RX_TOTAL_PACKETS (0xb0ea3730UL) +#define MAC_RX_TOTAL_PACKETS_COUNT (0x532c885dUL) +#define MAC_RX_UNDERSIZE (0xb6fa4bdbUL) +#define MAC_RX_UNDERSIZE_COUNT (0x471945ffUL) + +#endif /* _NTHW_FPGA_REG_DEFS_MAC_RX_ */ -- 2.45.0