From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id AB63D45BB4; Wed, 23 Oct 2024 19:06:50 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id C239C43281; Wed, 23 Oct 2024 19:02:14 +0200 (CEST) Received: from egress-ip11b.ess.de.barracuda.com (egress-ip11b.ess.de.barracuda.com [18.185.115.215]) by mails.dpdk.org (Postfix) with ESMTP id 50A3E42F76 for ; Wed, 23 Oct 2024 19:01:28 +0200 (CEST) Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02lp2110.outbound.protection.outlook.com [104.47.11.110]) by mx-outbound21-18.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Wed, 23 Oct 2024 17:01:27 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=y7aYkhUPjgC7aRiWOxypz10nDJCYLsbkrw6/kqd/VWaPzMrpoLWkS/J1f7fUK5n9zSX9ta7J9QmGsdA/sQL4k3mSZN3vQ5zPj3E3wcrscCr7RySftVr95xUcyZPswNHdjL4XHym9L2sthBo0OviNH0bUL3zZOYSpA+BarugSa1uAx5UYvh4CrjIFCo9iImz5QsURwTgvd51+UrEgmK1fHZbcj1xgcHmVtQoJIgo9xAkaQqwKopT+SPKGHTN/vSsuogh/V6oJq22SnFlA401Lwt8ekqOykZX4r95FcvOqAJd5KN71ePmS5UHrZrvw9fREgSzKl4ev962w8tPHhn9ZOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hNAUT4XwM88WF2caY8GyE1iRxqxTmear16iCDpwLAjk=; b=ybY887qPT0Z3BWe1yDKkKTI7QqdWroOBOosiUn/A4S84marsw9F/Fr5xYc8XsNgzMskNxGojUuKIDPqG6rgCKZKCAhpiXzwVG1zj9M7Vc4UAPtVm7PG1/tXy+YAJqgz+dhf1DzZXcKlPvWprIrDGjwC/ZXXGuYqMBQuY0dfuE/9lX722IdYC/8mkQbfm0o6EnQeLDOq3dDYm95chb5HeqwpubCPrRiKssmBK41H9GhtsUGteMlb6kc6TdBcqw6VYj9/KwMPibGy6Eg59nI9HthpIgaTVzgoLzJBvy8hOVNX6wqBj6NNlr6Uiu3IErbjrCKdR01EtTuaH0KLNJlZcFw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hNAUT4XwM88WF2caY8GyE1iRxqxTmear16iCDpwLAjk=; b=AhsCUg86+7xi8w4nH2aUkj9729FTpBwgyFsEQ8Yzy815QCB+KA+8ZbP2FpbwrIygxdPU3R6wdDZutfrdAkxKNUVX4zYyzIvkH1NWAiYC1PaOnMpOYcgqnvfByOaKiCQxlK9OqU+MZTJA3nwCCPm5mYs8BEZEY45PIRrA045517s= Received: from DU7PR01CA0016.eurprd01.prod.exchangelabs.com (2603:10a6:10:50f::11) by AM9P190MB1090.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:26e::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.16; Wed, 23 Oct 2024 17:01:23 +0000 Received: from DB5PEPF00014B9E.eurprd02.prod.outlook.com (2603:10a6:10:50f:cafe::4e) by DU7PR01CA0016.outlook.office365.com (2603:10a6:10:50f::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.16 via Frontend Transport; Wed, 23 Oct 2024 17:01:23 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DB5PEPF00014B9E.mail.protection.outlook.com (10.167.8.171) with Microsoft SMTP Server id 15.20.8093.14 via Frontend Transport; Wed, 23 Oct 2024 17:01:23 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v3 45/73] net/ntnic: add MAC Rx module Date: Wed, 23 Oct 2024 18:59:53 +0200 Message-ID: <20241023170032.314155-46-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241023170032.314155-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> <20241023170032.314155-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB5PEPF00014B9E:EE_|AM9P190MB1090:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: aacc22b7-6bf1-4ff9-64c4-08dcf384531a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?EYbg/0Yf5LV/ZRKRUZr9Is78pFr7pqJD77d9ve5sWfrvh5+FueycjTlp1jD2?= =?us-ascii?Q?2BTF6PDV1pcPiXQVvebnCL0lzHJqNAQ4Y8LXB9KLGXzI2uS19M3AisX4InJJ?= =?us-ascii?Q?PIpeV94W90Wh43uEIrYwDjkL7uEerFPobkjMv2tffVdjiQv10cNKO4zOaA6d?= =?us-ascii?Q?x4Q+v1y3oSe0jUTf1/G3hjpCxdsDvBO52/6PLM44ZraOQ0vKNhisQLt5k6x8?= =?us-ascii?Q?ole7mUntlFlfWrOTavHdtqBfYl8qh01qj5RKa/BROmWHRtLnE/UtvIHv9TbH?= =?us-ascii?Q?MriamcKCiVCyGg81M1bFlu/+ucuJEPzmMl2BKzX2ye9lZzIK4OYVtscw2W/d?= =?us-ascii?Q?5Ly9i44rqx/RDTaaHLjIy630FNzus27kUh9q1yiZF9LVg1IBvITXerGd0Wtx?= =?us-ascii?Q?JW/YHnuLlVYeaXRB/T73KAvxKZAkH7dkYuixyR10owlrmDnrX47cA3i79xTT?= =?us-ascii?Q?ATIFcL2iVpBjfh5KZrTf3ebkYgolotFk6YdlFpsjAeNhBtFaaxYVwYXlvIUj?= =?us-ascii?Q?QqufDt+/TdJeVGEjTqfabPl9i11y3lLdp1rB1YspzJ9GZmNAmp4IhSfMp5P3?= =?us-ascii?Q?GBb2e/mI3Y1uFKNZkzhKfRpfZHpjVpqD5go2myLl8AdPEE86kILo8edCQ7eb?= =?us-ascii?Q?ofyguaBKv4WxaSnhfRPzS28guythndFKGOnjsO2LBtUGAyUf96VNA6/FjKOn?= =?us-ascii?Q?d4BVloX3yU7UjeLyZ/ptpIMB1m8Qr6ry4i9vfgbZoCoagJz0yuwbKeEWR9l/?= =?us-ascii?Q?+sutHdXOw2xVCZyBHcX8S2Ou3NgjYS7yTX0f8esVg4vLeQFooE9kGunFz433?= =?us-ascii?Q?ufdjoA0PZvF2tpMfJ6ESczrQIa92b9MskTPWouDtBxswwZtUXKQ4458b8xFN?= =?us-ascii?Q?+nlQVbJWvoY/2IwzishzLa0om2f7Kvz+ApiOjpfhg2/qflpbeqmTXait73fB?= =?us-ascii?Q?z3+7sMSl5iSo7/JjvfhJejmHFqML0Ywxpvz7CJSXUETqRFpAOq2Qcg5PQsTz?= =?us-ascii?Q?41Su9nPCrAYS3CfMtTdns7dPN2cXzdQGtJXxdtGMq6vhAxsaP0BIoZuOSUUf?= =?us-ascii?Q?GauDTrjDcl+8Ljq66o0UZYvFs+67wWDJJkZSyhc5Wdlrl9puUVEDrimNVJn1?= =?us-ascii?Q?RcTSjgnOifS19sR3Y35NGOIyJ5BI51pF1158OHsgB9YiTD8ZyXQ5WLXkNSD4?= =?us-ascii?Q?nmrfnCkJT9afJwq5ZvgBPeLBxiG+rQG6nrtOs8icAuPpbcq54ngwHt0sta0c?= =?us-ascii?Q?O6xngwP5Sy17NT3/Qs6IoJngYwfmQM22ai90Nh7B/t/zgH0rgylVwaBfQ/Y7?= =?us-ascii?Q?GtsrORYmfyAEPrDkgSm9dK2i7PATqgp8PaX0rKeFnnJeZshE2YWRV0+UJQwP?= =?us-ascii?Q?dwwLI/ZeszDAEB/kEB+Ww3tBi0uuzxUHXKX26zZnfDgA+v3nyA=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: JKUQQVqJ1UJacIw72SFKeVj90WubyuHU8ozSlWVJZ0wIV7s0XAdTHmkYw9tOk3VBZEpwaLQ/ePihowxtO5dZoTnZYWptgfi/MLuT38vA4aJVVuNkijgMrAJWJUWckoxZR7G9HqYrLwAgfTT29U0VQundkF3adYfiAfJUMwVW54edOP5joNiP+Jz6YcB8CxLHLeog6KpN3Ll+ukzpGUiN9t2prIOX1cil1urGa21VBMqRjtDiyfVbfUTBiRQ+cQ8X+YQ1ZMhpRUUMJMfjV7d4r5cylALvilp4G6Se+E+c3Ml2hTAC1BvyHRSm+oM8jYd8au50fGypy957BgzmDIx0qN9bj45cSV/yp+3UWsGC/Es/YfFQl7gwkMzWQBdBVEffPnz7S/mLnXznMLKiVX9FITrXAxp4dUi7/BsNXTVSePkV//e03uLZgYx05wsn6rlsNoBr9sSmMf/VytF1fZrFdboPc2N+56XAzPfsVN3gZxb40X8N5LcVMT3zVGlkuvx/a3xe+9jKXEkB2AaEdK9Lq0QsXAzM/pK+gWb3SJA6wTGMY6+V1NY+BX426h/yJjeRj4RhdOnUg1KLnhra9FvYDvG3Ni5aF3TEHImXp75hZO7VquJ7rZOjTCXhlpfTRTxtSZAjdDuzZ6zuOcu/aQCKOFTs3xFSqKgd78TWQJaMfDM= X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Oct 2024 17:01:23.2582 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: aacc22b7-6bf1-4ff9-64c4-08dcf384531a X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DB5PEPF00014B9E.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9P190MB1090 X-BESS-ID: 1729702885-305394-16201-13672-2 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.11.110 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmam5sZAVgZQ0CzNINncyNQi1S jFwMQkMTUlOdEozSTJMM0gLS01Mc1UqTYWACaVYgRBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259925 [from cloudscan13-54.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The IP Fragmenter module can fragment outgoing packets based on a programmable MTU. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 61 ++++++++++++++++++- .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 3 +- .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../supported/nthw_fpga_reg_defs_mac_rx.h | 29 +++++++++ 4 files changed, 92 insertions(+), 2 deletions(-) create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index 509e1f6860..eecd6342c0 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -1774,6 +1774,63 @@ static nthw_fpga_register_init_s mac_pcs_registers[] = { }, }; +static nthw_fpga_field_init_s mac_rx_bad_fcs_fields[] = { + { MAC_RX_BAD_FCS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_fragment_fields[] = { + { MAC_RX_FRAGMENT_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_packet_bad_fcs_fields[] = { + { MAC_RX_PACKET_BAD_FCS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_packet_small_fields[] = { + { MAC_RX_PACKET_SMALL_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_bytes_fields[] = { + { MAC_RX_TOTAL_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_good_bytes_fields[] = { + { MAC_RX_TOTAL_GOOD_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_good_packets_fields[] = { + { MAC_RX_TOTAL_GOOD_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_total_packets_fields[] = { + { MAC_RX_TOTAL_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_rx_undersize_fields[] = { + { MAC_RX_UNDERSIZE_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s mac_rx_registers[] = { + { MAC_RX_BAD_FCS, 0, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_bad_fcs_fields }, + { MAC_RX_FRAGMENT, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_fragment_fields }, + { + MAC_RX_PACKET_BAD_FCS, 7, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_packet_bad_fcs_fields + }, + { MAC_RX_PACKET_SMALL, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_packet_small_fields }, + { MAC_RX_TOTAL_BYTES, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_total_bytes_fields }, + { + MAC_RX_TOTAL_GOOD_BYTES, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_total_good_bytes_fields + }, + { + MAC_RX_TOTAL_GOOD_PACKETS, 2, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_rx_total_good_packets_fields + }, + { MAC_RX_TOTAL_PACKETS, 1, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_total_packets_fields }, + { MAC_RX_UNDERSIZE, 8, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_undersize_fields }, +}; + static nthw_fpga_field_init_s pci_rd_tg_tg_ctrl_fields[] = { { PCI_RD_TG_TG_CTRL_TG_RD_RDY, 1, 0, 0 }, }; @@ -2123,6 +2180,8 @@ static nthw_fpga_module_init_s fpga_modules[] = { MOD_MAC_PCS, 1, MOD_MAC_PCS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB2, 11776, 44, mac_pcs_registers }, + { MOD_MAC_RX, 0, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 10752, 9, mac_rx_registers }, + { MOD_MAC_RX, 1, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 12288, 9, mac_rx_registers }, { MOD_PCI_RD_TG, 0, MOD_PCI_RD_TG, 0, 1, NTHW_FPGA_BUS_TYPE_RAB0, 2320, 6, pci_rd_tg_registers @@ -2294,5 +2353,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 26, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 28, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index b6be02f45e..5983ba7095 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -29,6 +29,7 @@ #define MOD_IIC (0x7629cddbUL) #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) +#define MOD_MAC_RX (0x6347b490UL) #define MOD_PCIE3 (0xfbc48c18UL) #define MOD_PCI_RD_TG (0x9ad9eed2UL) #define MOD_PCI_WR_TG (0x274b69e1UL) @@ -43,7 +44,7 @@ #define MOD_TX_CPY (0x60acf217UL) #define MOD_TX_INS (0x59afa100UL) #define MOD_TX_RPL (0x1095dfbbUL) -#define MOD_IDX_COUNT (14) +#define MOD_IDX_COUNT (31) /* aliases - only aliases go below this point */ #endif /* _NTHW_FPGA_MOD_DEFS_H_ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 3560eeda7d..5ebbec6c7e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -30,6 +30,7 @@ #include "nthw_fpga_reg_defs_ins.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" +#include "nthw_fpga_reg_defs_mac_rx.h" #include "nthw_fpga_reg_defs_pcie3.h" #include "nthw_fpga_reg_defs_pci_rd_tg.h" #include "nthw_fpga_reg_defs_pci_wr_tg.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h new file mode 100644 index 0000000000..3829c10f3b --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_rx.h @@ -0,0 +1,29 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +#ifndef _NTHW_FPGA_REG_DEFS_MAC_RX_ +#define _NTHW_FPGA_REG_DEFS_MAC_RX_ + +/* MAC_RX */ +#define MAC_RX_BAD_FCS (0xca07f618UL) +#define MAC_RX_BAD_FCS_COUNT (0x11d5ba0eUL) +#define MAC_RX_FRAGMENT (0x5363b736UL) +#define MAC_RX_FRAGMENT_COUNT (0xf664c9aUL) +#define MAC_RX_PACKET_BAD_FCS (0x4cb8b34cUL) +#define MAC_RX_PACKET_BAD_FCS_COUNT (0xb6701e28UL) +#define MAC_RX_PACKET_SMALL (0xed318a65UL) +#define MAC_RX_PACKET_SMALL_COUNT (0x72095ec7UL) +#define MAC_RX_TOTAL_BYTES (0x831313e2UL) +#define MAC_RX_TOTAL_BYTES_COUNT (0xe5d8be59UL) +#define MAC_RX_TOTAL_GOOD_BYTES (0x912c2d1cUL) +#define MAC_RX_TOTAL_GOOD_BYTES_COUNT (0x63bb5f3eUL) +#define MAC_RX_TOTAL_GOOD_PACKETS (0xfbb4f497UL) +#define MAC_RX_TOTAL_GOOD_PACKETS_COUNT (0xae9d21b0UL) +#define MAC_RX_TOTAL_PACKETS (0xb0ea3730UL) +#define MAC_RX_TOTAL_PACKETS_COUNT (0x532c885dUL) +#define MAC_RX_UNDERSIZE (0xb6fa4bdbUL) +#define MAC_RX_UNDERSIZE_COUNT (0x471945ffUL) + +#endif /* _NTHW_FPGA_REG_DEFS_MAC_RX_ */ -- 2.45.0