From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 4A7E545BB5; Wed, 23 Oct 2024 20:34:22 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3AD6942F4B; Wed, 23 Oct 2024 20:34:22 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 29F7942F4B for ; Wed, 23 Oct 2024 20:34:20 +0200 (CEST) Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02lp2235.outbound.protection.outlook.com [104.47.11.235]) by mx-outbound42-14.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Wed, 23 Oct 2024 18:34:19 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=dXCwPmozcmAMyYyleJo9bQnIxFshR70zysCc8qDYkkKzYrdMs+XbYyVQMDforqmRTaxHQQjnmSYwuwuykNpfH+ni8W1N7t0CuuigsCDCi3nxC42EuR8yb0cDN4AsOuPdFIHyB5rCRz/UWTocH+UylJowCY30mJ4A6CVCeIgfQHMy8PnspDsMk9v/n2UPTicktx9FQlMKWKJqJ3zIe0xxNIXMnB8DJ6sDTG8I5EM3VFIIICXL/xwYtLDmV7Orc8jyiWTJ7v7DnQo8AekGh9MnObDa2pC9zWFQ3UiiYOpR6NfzgPM1cgixJVso+2hjeTWNl1LEVU+WhLAZImtGYjuPRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=N7rmQnNgqCThlkWoI3SCSckIXlXUN+fO8ROCSVI1LD9/k+/p0hOnuIYQu/pbu7qEEmwiwqJ9tpgVYbJcCryHabR66L+8tsgGyODHNsjktx8W0PDT7Z52ZZZQpN6NfkgFmjbjq6BvHa8A4Mx6HV6QNNIXMLNb+yVriEPq5LirvdTfgB91A8um6xEbTOSN7pF6gpkvNwFELUZVTzGmb150qlrsYkNryCiSAfsC76QfYFjupt6/IeojiHIjkabilvt2fTZCi8MXaE8HS8YhNbWKbL0T4wXeIvpT8w17XSCSyBpZ+XRRfqM3nueXJoKUA3fPI3eJLRTi+ifZHRP8pr5MVQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=OvYdjgrl2mLkRGphWZovBrCRhIac1nxkuXvMXUOGQqyUUUx6o+VsNhDIQsl10HKeW5NV6umUKoY25cYQldfoba7OcZGfYq+OUra6ZAJLyycIsZziw3G5giMIfB+GoWKaN4JuK+KLtH99c1ZrnG0FxQybxb80ytmN5e+B82CMu+E= Received: from DU7PR01CA0005.eurprd01.prod.exchangelabs.com (2603:10a6:10:50f::28) by AS8P190MB1350.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:2eb::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.27; Wed, 23 Oct 2024 17:01:36 +0000 Received: from DB5PEPF00014B9E.eurprd02.prod.outlook.com (2603:10a6:10:50f:cafe::eb) by DU7PR01CA0005.outlook.office365.com (2603:10a6:10:50f::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.17 via Frontend Transport; Wed, 23 Oct 2024 17:01:35 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DB5PEPF00014B9E.mail.protection.outlook.com (10.167.8.171) with Microsoft SMTP Server id 15.20.8093.14 via Frontend Transport; Wed, 23 Oct 2024 17:01:35 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v3 59/73] net/ntnic: add STA module Date: Wed, 23 Oct 2024 19:00:07 +0200 Message-ID: <20241023170032.314155-60-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241023170032.314155-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> <20241023170032.314155-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB5PEPF00014B9E:EE_|AS8P190MB1350:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 7e2c69f4-ee48-49a5-7379-08dcf3845a7f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?2TYoEL/dpriDi14SXojQoGsvMil4WYZWDINeYpYzB5l7073zHGjSDLO187wH?= =?us-ascii?Q?ugoZRwmgAmkY0r4P9Js393NF0CxzpZhUZphLHI7ufinzOf+/ddhUvYUiYSfk?= =?us-ascii?Q?EAKtt43RuIRdclOsXpNCq0UjZaS2x4JQ73frvDETwZ4nNvdtDCChKs+A8B90?= =?us-ascii?Q?+8HPCYJzwwYlm1DfPOtcxjIBr6Gi1hMG5c36jhDKtvdWoS5ZuKNFdm9W07dP?= =?us-ascii?Q?EvXQYqhAmYMAFyzmDs3pJ6Z46E/QLtTJ0EBrht7jnQ+4oCnUczPvpY7rr/k4?= =?us-ascii?Q?ocoJvrErZiR08K+6y1LUwQ45HATwr7IJ0hYxYHqD+mtFAPX3u/FthB7+/DUv?= =?us-ascii?Q?yOifluds4JKVDmNxiLEKq1t4X1R095h8ieyT78dkbl6TpFXQgjcemjM760hM?= =?us-ascii?Q?Y8RZBMEcEnhuv58Nl1vHFCz7nPwFH9Yjs9EXtaDDgYAFUmonLVGskgUE3kaA?= =?us-ascii?Q?USuUXv09Yb+p0xwquDh2sjODyA7PPNN2MtYfFZRQpmF5tUg1h7eNPaeeG7VS?= =?us-ascii?Q?cPznDwNzBQ1q4APhF0qIVP5zmoS/IpM6lYazzqSYKzFB66JMPSqtM1w5KeX7?= =?us-ascii?Q?C4PAFae+MBpIz07jTwmvQO5tdk8gC2RjnTHtHhqQpVTKvATcZVsjuIC29NV3?= =?us-ascii?Q?fmO6kYO5v6h9ZEzjbo2I0z/IJHbzTrSlQrnOQl5G1bJ25WegZ1y5h3FREvKw?= =?us-ascii?Q?rTLDmJM3gxJmS/TcZfbSvzzI+LmVclKQVGUwq4prwBSFm2MKQ0T3zyzwLLii?= =?us-ascii?Q?WOtFQbOnrrpfDAwcy4Udeb0RPPvb8Yd8qvW2cYa3AyFI/FaTtzhbqLBnPdT3?= =?us-ascii?Q?cZVjk6iCS+SJbQJRGJEvRJvK9mJrfX0NVvQcKnHvLnDKjSIM8jaMS1ien98X?= =?us-ascii?Q?KCrnN2fDg00zemfvTa47mBcCLmyFcUIktdtZxeGh9zvAmwGEwvLLq+EyVrm5?= =?us-ascii?Q?h/KfV0KJT2t4iakB0TWqT74rmDdHOgY+Bmt0seyvaPQNpzCG61fAOHTmU/6s?= =?us-ascii?Q?sQdLfzh4J2M/6U6srs/Wx6ehAdx6OTmhKKz+alO4hpVuST9RQzDW3ohnqPo0?= =?us-ascii?Q?yAH94u5nuOLsFfTDzqKPOCBiG5gJAYGdhJXKgKa9NQOxuIVhdTxWX5aIt7co?= =?us-ascii?Q?CPtI2hft7VXkdGRco5RVpeGuvlKEvMUh4dHuXsKikz0jWAPyrWo/UGSA7sMU?= =?us-ascii?Q?bV6irtYvDgBVdrOR9eDRtQXJ2LU2qdY8y6KVoyDMxSeq9D2l46dLLkday4rO?= =?us-ascii?Q?ZpB+IOFEBCZdmb1LXYcZ99NnoESBBBxlPnOL602j/HcIlSZxU/i/ADZcLgOA?= =?us-ascii?Q?uSR0JSl0NKdgbwG74J2jLfm3wdOv1HrRvDQSyyE//HLXS1y9RazXKbtr5Sfy?= =?us-ascii?Q?7JAoBHRwcVO9381CGiIKW6HTSgngqH8UR03HKcmWd5TVPCBQ8Q=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: hl1IucAIAiprtve7i1qx8660CaTfjOSvHl+5YnC7Ni1gSLHFcCyXy+ZTH34z/AZMkJwb3B9CCvOdTaACCv+aHeIIqollgbNTfni2fIx1AzqUgTE3XIW0l7ZNJX0jc1pCyKQB+CoWderStuJQwrxRyH5H74qdRll9av1agTEWHCMmQGcgkJAaglFJ+GKlyb1zGUPWK476d9QH5dBa7NF+EUffAyHBrImJT0MtguPDWbodR3ohlcsGAeLJu/zcLK5+8Bf30b6ZN2faz0pvsa0pSE2UfrGmDVIf0uyHnGZkUxcC6A3Mw6r539L7jPYs3yP5sMk/h5hBQvMM4kYdX2uttt0MQzvRCbosfgeGgoSDxez6BMxYk+joqB3k0ctRWKWM8B5J/HunZpWrC+iwAkMB/GptykL6HITNB/CvC9Uz2NOW5wxeDJ+2H9KwqC05hGTdZZL2ErBnIwjCzLvCaWit9UsOHiXDO7Dp2f0j/9+PxUYfEZCVrot29O5sDOcKQu82Bx0CW+zgfF3OnNGmICw1zuRnoXX8eJ8shtZwAAWkt+tKoc4OVxRhKfH2lbZzZFMbBZXXi8ifDojS+4wRCkAsr8IwNjxNSdiHC1aLoC6s9K5JZutiwyqM0PbZ+GFUcqxbt3Zmmg2f8JNmctDLHQJHVnRqmT2mancoxk0E0hkyGD0= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Oct 2024 17:01:35.6490 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7e2c69f4-ee48-49a5-7379-08dcf3845a7f X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DB5PEPF00014B9E.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8P190MB1350 X-OriginatorOrg: napatech.com X-BESS-ID: 1729708459-310766-12797-45856-1 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.11.235 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmYWlkZAVgZQMDEl1TQx0dTMxC jNMCk5JTnZxNDU0izZ2CAxMSXJItFSqTYWABnGg75BAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259926 [from cloudscan22-219.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets fpga map was extended with STA module support which enable statistics functionality. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 92 ++++++++++++++++++- .../nthw/supported/nthw_fpga_mod_str_map.c | 1 + .../nthw/supported/nthw_fpga_reg_defs_sta.h | 8 ++ 3 files changed, 100 insertions(+), 1 deletion(-) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index a3d9f94fc6..efdb084cd6 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -2486,6 +2486,95 @@ static nthw_fpga_register_init_s slc_registers[] = { { SLC_RCP_DATA, 1, 36, NTHW_FPGA_REG_TYPE_WO, 0, 7, slc_rcp_data_fields }, }; +static nthw_fpga_field_init_s sta_byte_fields[] = { + { STA_BYTE_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_cfg_fields[] = { + { STA_CFG_CNT_CLEAR, 1, 1, 0 }, + { STA_CFG_DMA_ENA, 1, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_cv_err_fields[] = { + { STA_CV_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_fcs_err_fields[] = { + { STA_FCS_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_lsb_fields[] = { + { STA_HOST_ADR_LSB_LSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_msb_fields[] = { + { STA_HOST_ADR_MSB_MSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_load_bin_fields[] = { + { STA_LOAD_BIN_BIN, 32, 0, 8388607 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_0_fields[] = { + { STA_LOAD_BPS_RX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_1_fields[] = { + { STA_LOAD_BPS_RX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_0_fields[] = { + { STA_LOAD_BPS_TX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_1_fields[] = { + { STA_LOAD_BPS_TX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_0_fields[] = { + { STA_LOAD_PPS_RX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_1_fields[] = { + { STA_LOAD_PPS_RX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_0_fields[] = { + { STA_LOAD_PPS_TX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_1_fields[] = { + { STA_LOAD_PPS_TX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_pckt_fields[] = { + { STA_PCKT_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_status_fields[] = { + { STA_STATUS_STAT_TOGGLE_MISSED, 1, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s sta_registers[] = { + { STA_BYTE, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_byte_fields }, + { STA_CFG, 0, 2, NTHW_FPGA_REG_TYPE_RW, 0, 2, sta_cfg_fields }, + { STA_CV_ERR, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_cv_err_fields }, + { STA_FCS_ERR, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_fcs_err_fields }, + { STA_HOST_ADR_LSB, 1, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_lsb_fields }, + { STA_HOST_ADR_MSB, 2, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_msb_fields }, + { STA_LOAD_BIN, 8, 32, NTHW_FPGA_REG_TYPE_WO, 8388607, 1, sta_load_bin_fields }, + { STA_LOAD_BPS_RX_0, 11, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_0_fields }, + { STA_LOAD_BPS_RX_1, 13, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_1_fields }, + { STA_LOAD_BPS_TX_0, 15, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_0_fields }, + { STA_LOAD_BPS_TX_1, 17, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_1_fields }, + { STA_LOAD_PPS_RX_0, 10, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_0_fields }, + { STA_LOAD_PPS_RX_1, 12, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_1_fields }, + { STA_LOAD_PPS_TX_0, 14, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_0_fields }, + { STA_LOAD_PPS_TX_1, 16, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_1_fields }, + { STA_PCKT, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_pckt_fields }, + { STA_STATUS, 7, 1, NTHW_FPGA_REG_TYPE_RC1, 0, 1, sta_status_fields }, +}; + static nthw_fpga_module_init_s fpga_modules[] = { { MOD_CAT, 0, MOD_CAT, 0, 21, NTHW_FPGA_BUS_TYPE_RAB1, 768, 34, cat_registers }, { MOD_CSU, 0, MOD_CSU, 0, 0, NTHW_FPGA_BUS_TYPE_RAB1, 9728, 2, csu_registers }, @@ -2537,6 +2626,7 @@ static nthw_fpga_module_init_s fpga_modules[] = { { MOD_TX_CPY, 0, MOD_CPY, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 9216, 26, cpy_registers }, { MOD_TX_INS, 0, MOD_INS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB1, 8704, 2, ins_registers }, { MOD_TX_RPL, 0, MOD_RPL, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 8960, 6, rpl_registers }, + { MOD_STA, 0, MOD_STA, 0, 9, NTHW_FPGA_BUS_TYPE_RAB0, 2048, 17, sta_registers }, }; static nthw_fpga_prod_param_s product_parameters[] = { @@ -2695,5 +2785,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 35, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 36, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c index 150b9dd976..a2ab266931 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c @@ -19,5 +19,6 @@ const struct nthw_fpga_mod_str_s sa_nthw_fpga_mod_str_map[] = { { MOD_RAC, "RAC" }, { MOD_RST9563, "RST9563" }, { MOD_SDC, "SDC" }, + { MOD_STA, "STA" }, { 0UL, NULL } }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h index 640ffcbc52..0cd183fcaa 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h @@ -7,11 +7,17 @@ #define _NTHW_FPGA_REG_DEFS_STA_ /* STA */ +#define STA_BYTE (0xa08364d4UL) +#define STA_BYTE_CNT (0x3119e6bcUL) #define STA_CFG (0xcecaf9f4UL) #define STA_CFG_CNT_CLEAR (0xc325e12eUL) #define STA_CFG_CNT_FRZ (0x8c27a596UL) #define STA_CFG_DMA_ENA (0x940dbacUL) #define STA_CFG_TX_DISABLE (0x30f43250UL) +#define STA_CV_ERR (0x7db7db5dUL) +#define STA_CV_ERR_CNT (0x2c02fbbeUL) +#define STA_FCS_ERR (0xa0de1647UL) +#define STA_FCS_ERR_CNT (0xc68c37d1UL) #define STA_HOST_ADR_LSB (0xde569336UL) #define STA_HOST_ADR_LSB_LSB (0xb6f2f94bUL) #define STA_HOST_ADR_MSB (0xdf94f901UL) @@ -34,6 +40,8 @@ #define STA_LOAD_PPS_TX_0_PPS (0x788a7a7bUL) #define STA_LOAD_PPS_TX_1 (0xd37d1c89UL) #define STA_LOAD_PPS_TX_1_PPS (0x45ea53cbUL) +#define STA_PCKT (0xecc8f30aUL) +#define STA_PCKT_CNT (0x63291d16UL) #define STA_STATUS (0x91c5c51cUL) #define STA_STATUS_STAT_TOGGLE_MISSED (0xf7242b11UL) -- 2.45.0