From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id D2DA645BC0; Tue, 29 Oct 2024 19:19:03 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id C452B42EDA; Tue, 29 Oct 2024 19:19:03 +0100 (CET) Received: from egress-ip11b.ess.de.barracuda.com (egress-ip11b.ess.de.barracuda.com [18.185.115.215]) by mails.dpdk.org (Postfix) with ESMTP id B10E542EDA for ; Tue, 29 Oct 2024 19:19:02 +0100 (CET) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05lp2109.outbound.protection.outlook.com [104.47.18.109]) by mx-outbound43-199.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Tue, 29 Oct 2024 18:18:59 +0000 Received: from AM9P190MB1300.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:273::18) by DB9P190MB1844.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:37f::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.29; Tue, 29 Oct 2024 16:46:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SlKjqpTh+OpVb1Rh4tQMWJO4DwZDynbI9+PBH1ArMqP+ObwAuDNo4gqCAnTSFU5xkHbBCaVu0IHGP86sax5QUFYV3zOGNezk2+zyCpENyyrDO4xMo8gRuwXm7BvGUwOpq1FACk76tCL09hNk2NL6TC5HRITc+IFIbaRk6j2jttTDe9osC9qS6RmpjqKw/Z2TozqMqEkw3S/Yh+4oMGqvzTfs++h92uirVzDUU4dLJ8516qNkjB4jcekdIkNJ5npfypK60ASy26oe0kgTZK/VIUaCdbXKb5gB/KQZfNCBX1PeDaF6Z0mhYhPMSJRnN77hJlj/cUM6ZOTjs90mOWmy8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hZ/tH9hjW6WabsdVHEBmHz8cGd6wyfL7QFB3EiQ9N+0=; b=l7xKlvqkWzT76sCTXTxaiG0zKmeI/3Qv9O5k3ajmG0VYvrEoV43PaFF8pj3+vq/WPJzCc5NBqb37akxJdWekpF4OhIzwuXtv34/uP4VjkqrVe8eekDmTv6L4ClOM4+VCixmDizrnTFwBC84b9fhBNrgHuiEr22Qp8w1/SRqqIMwP/nzbsFGjPIiS41fdxKlLsbOQCVJ1pzawRFT/vkOrI6hFSZz70k0aQ3ic4c0i8ktYyiIGVk50iB4VpgaL04y+Idv96pWs/8THW6PLoOZBhc3ZaZ4S0QFNGH4+QgwwYnm//VDxvrhBpo8uAsuIPMccFg4RuWK2ivLnD6kwL9KYQQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hZ/tH9hjW6WabsdVHEBmHz8cGd6wyfL7QFB3EiQ9N+0=; b=UfeHygIEerNa+4m5j8FXnaVuhn8rVMC5LLgV1gaMJIFoPechNMTEbaXm7xWDCkJ1w5Lvrvh6I3o7UEWC6BfmRc6yxRJOKsTrvmprjdz8MVd3Y4e5Z/aUErnPk7SHzYqNbZwgjgfNOIXfi2STR4UUCp/QNITBNfIBR1yKy+OdB+g= Received: from DUZPR01CA0200.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b6::10) by AM9P190MB1300.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:273::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.32; Tue, 29 Oct 2024 16:43:38 +0000 Received: from DU2PEPF00028D06.eurprd03.prod.outlook.com (2603:10a6:10:4b6:cafe::cc) by DUZPR01CA0200.outlook.office365.com (2603:10a6:10:4b6::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.17 via Frontend Transport; Tue, 29 Oct 2024 16:43:38 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DU2PEPF00028D06.mail.protection.outlook.com (10.167.242.166) with Microsoft SMTP Server id 15.20.8114.16 via Frontend Transport; Tue, 29 Oct 2024 16:43:37 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, stephen@networkplumber.org, Oleksandr Kolomeiets Subject: [PATCH v4 46/86] net/ntnic: add MAC Tx module registers Date: Tue, 29 Oct 2024 17:41:50 +0100 Message-ID: <20241029164243.1648775-47-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241029164243.1648775-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> <20241029164243.1648775-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028D06:EE_|AM9P190MB1300:EE_|DB9P190MB1844:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 40f0fc46-06f0-47fe-e997-08dcf838d68a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?kkipyC+CKSAhDefl2JRB9yiKRkXFiO2aqhYlqQzMff/OnS0rqB06UYT6nTsV?= =?us-ascii?Q?axGl39vfQshJxgqbcTQbX0nIMmMQfYl9BBHJBYGGW3Pp3EjMmYoN3jMmJiAO?= =?us-ascii?Q?LxZy5PQd0tn1Fs6XGcM/8bvbzKDS+oWrFJHQJ16mORkwPb53LEft6pzuu5eq?= =?us-ascii?Q?dSaEq2YRt91UQAyMuwRcYULSwZ1ICnhhs/ihwZmDJsezmkJlFYCEucgZsH8u?= =?us-ascii?Q?wD+Cnr1c092jApLr51Gql3dMnC6fEJeStjTqlk/eSrUD2R7kaLB8qHMkSVjC?= =?us-ascii?Q?722nXtqYwkHR0FJlZsahSF1S0/MvtbTXVP2r4vIjZ/tZryBq/mrGcZ7dwR+O?= =?us-ascii?Q?YUxelP0FmOkNl+JyinQZUcLp+gK9MW3J2GkIzWDBIdEe+CIqZEh2Mmyd3Ew3?= =?us-ascii?Q?WZPP2nUzYjpX/f1y4bkopg8Q6SyonDr8NBf6J9qe+kYW3zf3TgBCUvIzZwGp?= =?us-ascii?Q?c2MH0LWrDZ92MlEN97hnKdJ2PPZIc9fGN0v8/uFuUgy0uHDjbexLmWQVc5v1?= =?us-ascii?Q?xq8x90uGGkEdCP64bKvE7XhTu/tNvdvruhkZLNcUMiVZ5QIT0w9W3DMsgQ5q?= =?us-ascii?Q?GftspnwkqcsXJAo9EuplYCynL913rxsZYV0/4RGch/PKP/q7smyhtVn3dwCM?= =?us-ascii?Q?F83Fu0Zvw9LvVBZNGFILgf+km5Z/4bAcxxmhJjOWagJSDM4bA7/km5388Imr?= =?us-ascii?Q?MgVbN5TtOPwLcriSLY5NuS4rpWvCJWEz9HLXjuV6GPSspS3zP962NSjaEjnp?= =?us-ascii?Q?oIvO3dcwrNljVgGAB/sBVJkpL4BRJTBh8cDgcbTTp1/m6ODw5uQbws9K3EmL?= =?us-ascii?Q?xfwm3Yyp65JJwpmddv0ROeIJCD3xDuGG8X0Btnx7Zmibg09Ek2z9mX/Et3dF?= =?us-ascii?Q?XXExyqWf1BEhtWIRtreS6v2V4LgrNczz7DH7M3aGH8UzYo5t603ZnwzV1BC5?= =?us-ascii?Q?c6b0r9H7En2/0lIBhFbvyVTsod9b4qZWydpIh1nhpE+9jFYDd8OK3X1OxoRW?= =?us-ascii?Q?cdgSr6RdDTAYSRDVo3UPE4Rh2rUzcw7NqDaj7/Zq2pXuceS+WBsk+RptONfj?= =?us-ascii?Q?NRZgUELybhQqU5V22Wfx40kdO7WLx5E804XFXlkrjjaqnMuZ8QykyAaaf8IQ?= =?us-ascii?Q?1lnGsPZkh1I5ctpL9Cr/PAsoiZWYHh11DpEmLsuawMrxlyJkxKy+rOOBcs1Q?= =?us-ascii?Q?55QXeJoqJJ4ZbEh/sNdvNuDap5kmgLqgwSknvWQ0XqZda6BJ1mSGusJD1UO0?= =?us-ascii?Q?aZq9XyW5xELlOta79En9Aq/EfWord7cdsp3j7T7b13vnfxtlurQqDYZhlfNO?= =?us-ascii?Q?/BqHERmbX23D5B5J0JPbl2jX1NheRES1qllr1LNw3gWC7oVD5iK1icRkx0JD?= =?us-ascii?Q?QasWbO7Yw/Q6vJ8gK/g9v0pQM/DQwg+k4yONVF3SdEILlEZkgA=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: M58HxA5IEylGEKtFgfHzoi0DBwkBKj22/7QsV2oi59dmGBK5uf5Hp/9oecTTtRhiujikjbGnZeaaNc+aKGr/5zzQBGzE+fg1bZhk4I6InQw6JSisquyRHkJaldQKIU2lLbM0iK1hMyDQOC/dx3Wjgk2kqat2ch//QKHMzBuk4OPuRORcbmeeXzGuG4p+JK0An+p4/7wE4RCUfhg6giBUvAgjeTINOdS53E2/lmApthIGf1NpzPkEde8gl/0gnrglegNnbijOzk8Jj+IwgFL892tl9NzRPHL8MBp+UnZL+acYsddInq0HFlv4cuidJbjXf8QvHnwWmWn12UzA5rlLvVoDF4EwVV2KLMnyNaVdBxha9mIe1GggbFJUkLhG1PctJLI2MY7LHjJQK8LQEAUp+nI2/NRMHV6PDE46YoYssxxzaWvYGi3zetnkyRdrsvOmqqGmJRUpTzbQYef8NE18XHrYHv2/Imer/cEdcRtYUQgOl8Wwg0qrkrOKLvINa/175VKeVX/slRzmGm1LgIWKHiz93jqJSYwbwYhf1Qn+aDWPBmiEN8GEGSuMa3gF2ZEwJFdJQ9+S4Se8m4pWt9IkRxOxHkglmBLPUioeDO2L174BHmGng4AwFz7Cif8Cxv89gIMqNt8cc+FBk6juvouy90sLIXs7q6Cv4NtjjY5XxhQ= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Oct 2024 16:43:37.8084 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 40f0fc46-06f0-47fe-e997-08dcf838d68a X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028D06.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9P190MB1300 X-OriginatorOrg: napatech.com X-BESS-ID: 1730225939-311207-12675-31190-1 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.18.109 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVqZmBoZAVgZQ0NAgzSzR1DLVIM XcwCTRItUgNSnZzMjEMjEp0dzSzCxVqTYWADbDt0pBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.260065 [from cloudscan10-120.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The Media Access Control Transmit module contains counters that keep track on transmitted packets. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 38 ++++++++++++++++++- .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 3 +- .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../supported/nthw_fpga_reg_defs_mac_tx.h | 21 ++++++++++ 4 files changed, 61 insertions(+), 2 deletions(-) create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_tx.h diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index eecd6342c0..7a2f5aec32 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -1831,6 +1831,40 @@ static nthw_fpga_register_init_s mac_rx_registers[] = { { MAC_RX_UNDERSIZE, 8, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_rx_undersize_fields }, }; +static nthw_fpga_field_init_s mac_tx_packet_small_fields[] = { + { MAC_TX_PACKET_SMALL_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_tx_total_bytes_fields[] = { + { MAC_TX_TOTAL_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_tx_total_good_bytes_fields[] = { + { MAC_TX_TOTAL_GOOD_BYTES_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_tx_total_good_packets_fields[] = { + { MAC_TX_TOTAL_GOOD_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s mac_tx_total_packets_fields[] = { + { MAC_TX_TOTAL_PACKETS_COUNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s mac_tx_registers[] = { + { MAC_TX_PACKET_SMALL, 2, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_tx_packet_small_fields }, + { MAC_TX_TOTAL_BYTES, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_tx_total_bytes_fields }, + { + MAC_TX_TOTAL_GOOD_BYTES, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_tx_total_good_bytes_fields + }, + { + MAC_TX_TOTAL_GOOD_PACKETS, 1, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, + mac_tx_total_good_packets_fields + }, + { MAC_TX_TOTAL_PACKETS, 0, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, mac_tx_total_packets_fields }, +}; + static nthw_fpga_field_init_s pci_rd_tg_tg_ctrl_fields[] = { { PCI_RD_TG_TG_CTRL_TG_RD_RDY, 1, 0, 0 }, }; @@ -2182,6 +2216,8 @@ static nthw_fpga_module_init_s fpga_modules[] = { }, { MOD_MAC_RX, 0, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 10752, 9, mac_rx_registers }, { MOD_MAC_RX, 1, MOD_MAC_RX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 12288, 9, mac_rx_registers }, + { MOD_MAC_TX, 0, MOD_MAC_TX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 11264, 5, mac_tx_registers }, + { MOD_MAC_TX, 1, MOD_MAC_TX, 0, 0, NTHW_FPGA_BUS_TYPE_RAB2, 12800, 5, mac_tx_registers }, { MOD_PCI_RD_TG, 0, MOD_PCI_RD_TG, 0, 1, NTHW_FPGA_BUS_TYPE_RAB0, 2320, 6, pci_rd_tg_registers @@ -2353,5 +2389,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 28, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 30, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index 5983ba7095..f4a913f3d2 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -30,6 +30,7 @@ #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) #define MOD_MAC_RX (0x6347b490UL) +#define MOD_MAC_TX (0x351d1316UL) #define MOD_PCIE3 (0xfbc48c18UL) #define MOD_PCI_RD_TG (0x9ad9eed2UL) #define MOD_PCI_WR_TG (0x274b69e1UL) @@ -44,7 +45,7 @@ #define MOD_TX_CPY (0x60acf217UL) #define MOD_TX_INS (0x59afa100UL) #define MOD_TX_RPL (0x1095dfbbUL) -#define MOD_IDX_COUNT (31) +#define MOD_IDX_COUNT (32) /* aliases - only aliases go below this point */ #endif /* _NTHW_FPGA_MOD_DEFS_H_ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 5ebbec6c7e..7741aa563f 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -31,6 +31,7 @@ #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" #include "nthw_fpga_reg_defs_mac_rx.h" +#include "nthw_fpga_reg_defs_mac_tx.h" #include "nthw_fpga_reg_defs_pcie3.h" #include "nthw_fpga_reg_defs_pci_rd_tg.h" #include "nthw_fpga_reg_defs_pci_wr_tg.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_tx.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_tx.h new file mode 100644 index 0000000000..6a77d449ae --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_mac_tx.h @@ -0,0 +1,21 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +#ifndef _NTHW_FPGA_REG_DEFS_MAC_TX_ +#define _NTHW_FPGA_REG_DEFS_MAC_TX_ + +/* MAC_TX */ +#define MAC_TX_PACKET_SMALL (0xcfcb5e97UL) +#define MAC_TX_PACKET_SMALL_COUNT (0x84345b01UL) +#define MAC_TX_TOTAL_BYTES (0x7bd15854UL) +#define MAC_TX_TOTAL_BYTES_COUNT (0x61fb238cUL) +#define MAC_TX_TOTAL_GOOD_BYTES (0xcf0260fUL) +#define MAC_TX_TOTAL_GOOD_BYTES_COUNT (0x8603398UL) +#define MAC_TX_TOTAL_GOOD_PACKETS (0xd89f151UL) +#define MAC_TX_TOTAL_GOOD_PACKETS_COUNT (0x12c47c77UL) +#define MAC_TX_TOTAL_PACKETS (0xe37b5ed4UL) +#define MAC_TX_TOTAL_PACKETS_COUNT (0x21ddd2ddUL) + +#endif /* _NTHW_FPGA_REG_DEFS_MAC_TX_ */ -- 2.45.0