From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id BC9ED45BC0; Tue, 29 Oct 2024 18:17:54 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 49C5842F9D; Tue, 29 Oct 2024 18:17:04 +0100 (CET) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 792EA42F00 for ; Tue, 29 Oct 2024 18:17:00 +0100 (CET) Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03lp2106.outbound.protection.outlook.com [104.47.30.106]) by mx-outbound12-25.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Tue, 29 Oct 2024 17:16:57 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=L6LklvpSYVX+hXYYu6F4U/zRSiur/2IU1VKhHVf1GTWyg5S1/RUShVrZSaijHMxZc7QUgfZcnthmqMYEmBPAYwW67TgYQIdpYlUP6zeMH0juFlFbHUAmirHsci2zbv0FhYzU4CvVei5p9Nou+Yz52/PL7aOrlT3Zqz9EL37qjVOunG/DHTOw212TT+5k455Kw8ukpAJtmHo38qcBFn9sXZklf/89GkhiVxVJjUTLZZO3lIANXlfj8d8FBOF4NyWcjEM3QJXcQknm7FDOWQFuVVAraVCH5k6akB7E24IHJjCngqPlbqlH02we5TG+TvFT2rOpx0ioES4BMcDi0fZ+cQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=sKiv3ocLmNODj0O4gwEyizhvJLf+vqbdMd7KG1Yfohz/KIafzPKQmMHrEWN2GytFfLKIEPv3ilPJVCqR73dWZFQh6FIGlbGzlzbk1uCKLvJalsZBEuqkntT/gtk8bBB5sL6iTPsC1aXJCH4nUFAKfOGieL08JWSwZzTduK3howeuL6eZ19mlAIdhJMcE3iz1bePTngDDzXplj882Yo/u5lW7Dq/1EqmgSyX+aw/J8bBJin2qDNUHomKiTGTYqylNDz1RgXQBMYPY/nVhQowE2GOLsVCCbGomxTYNWfWGxPNv0iT0F/GfKapQRSxCvlLPHJFEqy7+v7Rs9hl+bmauNQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=ci6lSmvcCsHGJCNG9isVWH1ViimyEw74dKIxuNhX8Cewd0qKX7XNDfwCIgrYWtvaDiYpaznHvcRTKazQw5vh/7PCHYlg1kysxuHYhhT+qnlxxOmlmGF0Cj+rTHRU/XoZPHZbUHLWtIMthl2Pi+rJ2EwwKEo24gY/oTrSxFix6Hw= Received: from DUZPR01CA0209.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b6::22) by AS4P190MB1856.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:507::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.20; Tue, 29 Oct 2024 16:43:51 +0000 Received: from DU2PEPF00028D06.eurprd03.prod.outlook.com (2603:10a6:10:4b6:cafe::ab) by DUZPR01CA0209.outlook.office365.com (2603:10a6:10:4b6::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.29 via Frontend Transport; Tue, 29 Oct 2024 16:43:51 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DU2PEPF00028D06.mail.protection.outlook.com (10.167.242.166) with Microsoft SMTP Server id 15.20.8114.16 via Frontend Transport; Tue, 29 Oct 2024 16:43:51 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, stephen@networkplumber.org, Oleksandr Kolomeiets Subject: [PATCH v4 59/86] net/ntnic: add STA module Date: Tue, 29 Oct 2024 17:42:03 +0100 Message-ID: <20241029164243.1648775-60-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241029164243.1648775-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> <20241029164243.1648775-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028D06:EE_|AS4P190MB1856:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 5611a9a1-b999-483e-1659-08dcf838de73 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|36860700013|376014|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?1vltd7PDfShV6eOwTSMnKuzZZDffM0v+6INOo2XARjc4aCIGo5OT7A0ZC4Fm?= =?us-ascii?Q?8J2SrvyOGZtWKbOhPRyttlkhn6edemDe2gcEUANvRmpyoBMwitwIOJ3wkFF7?= =?us-ascii?Q?D2h3+18pbP3aDS6ORx6ivqzbwc5jYw2RTx/aX6ATLXNYEdyVtEA6hnFTnCfS?= =?us-ascii?Q?E1jMdl3N19edYOO/SWnMW/cAW/1jmbBzvoYnexYMVRUtx4EJEDYc5KNO9vB6?= =?us-ascii?Q?b7w+xxroA4AaOWT23zBCIbAR4GQev35pdejreeqcI/0Sg9k1x7kbpYFYJBGN?= =?us-ascii?Q?VDqxRmB1g1rHRBoMunnwmcGSps06sXV5oLun430YxpRYtGGmXUxpvuce91Ih?= =?us-ascii?Q?3zkDgclGPGSTooPiIWHRToi83JxP/J32crodOr0UHV4mCaERqSI/E8ZSCc2p?= =?us-ascii?Q?lt8iO0gixWI/6pjHkF/L0fLnnG0XnBkWPA6/Xl0nySBDNAbpIVww+FvRQXzx?= =?us-ascii?Q?eMXDJ7oaH1IUPevKkaEo+Bmpgwpa+kTJnFJqoREn6wq7M1z2Z9JlueM+/k5v?= =?us-ascii?Q?58xijsUEX76gcqjtByQJi33yJ6IIntAb/FLdCgaHa2HT6oVNnEQiWMrk6izX?= =?us-ascii?Q?oDh+Y3yy5YFi3nH7i4Ynb4KCnSr7YyjTrjg0p7ag7yAQm2bjiiXvXSHvjQZu?= =?us-ascii?Q?DgoAHeukED0RxpZImjyFMT0LpdUo1CRzvSBlMrMCq8yEziOrAktcJDZN5BPF?= =?us-ascii?Q?LDwhGliukT5nqwlJ4d7rtue7DHeXCfi3A9UxEhB8Jy/UZYnv1EQPP+yd/Bsj?= =?us-ascii?Q?Ux8G2JdZRpvPxwlxygaiPOtyKIPi8z07gREsc+ey05eZSG72kcQxena5rAg0?= =?us-ascii?Q?ML+jC+GBiiNh/pXq4tb50jatUuADtRZkX/U/HoQt+P+LnBnpfE57oyo3HfWl?= =?us-ascii?Q?qBfPyDdchCMnwQr2VtP5yumSHIskbKzkfjwcDMpjQ+3PRHZqvXu0pU0RtTzp?= =?us-ascii?Q?n43SIbV9i2rn5incd9kQvSddlAlIIkZozzZb8QYZ/JmCYuhWAk5jG+JI2Oca?= =?us-ascii?Q?FRZt/ShlZnFe7o3hTuUKK5POO2CThUvCE6ve7HNEKLnmJf6BdzVvaXq0jZjJ?= =?us-ascii?Q?HIYQQqLnSCRLZ8stgJD6rWhZw4lmh0B2grunfWa9eE40TvFHan5KOoJQdeLu?= =?us-ascii?Q?Btfaa4haY8Phl6RCgaX4nyBJo07s7V35vwSaBK6zTUaP9nFQB9uZw/d6quaF?= =?us-ascii?Q?Fpkh11QBKchWLIwIs7rmNRuWj21XzfyjX5Rn579/lx/njoGb87BI5I3B4rUj?= =?us-ascii?Q?nAwp5rk/rPkwl6ZsHFkI+B3fnlKBAN/4M8Ita1RhRjdFVz+v5Q/hRxMV5JRt?= =?us-ascii?Q?ng4bDwVwG6Chg0nRMMBOEL/Xqz+RmY+MZ2xuDkCKojXhzHpg84R3oUVM8oT7?= =?us-ascii?Q?M0t0mBcgVmNedE1B8uRvm+gN7sY6kmSTyzvHbPp3qwYMX/FO+w=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(36860700013)(376014)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: DzwaG3ZXtEe927mCQ8hno8CsVHNlZCZcjp0Eeio5XWifRz/qzUqBxmTl/eUFky/cGNck1ath9pf9alRjBGZ+JDNztvyfrNXark25NogqK5Z4IuQL2/bBt0cbFNKykk7td4tuUUKuRYObmBb6XSnnvaGjNnv8826WKlNQY1HBizqeI7x123Axt+zXdcOPUZ2f6sxoV/AqOSP37ucWwUJF7Aiyb2uw/K+zk6KmR7trVsU5WSGFMUAGja0JcDq9tlRpnqqlSEDlTrazqmStWBMspRzjsYyKw9o83VBU4fLUFKX7GhCMpbmqHaPpBbCxLq+Bi0DcBqIjo4RCJ70eRh0D7WpjnGEbd8StcP46gjyIQV8PWHOV0OOrc8wVWWRVD/E4StLQH+wIX9QNwiMlSGShXeWCdQyRpN8wbW5HFZH1nSm9GQuorO/KIrnBCfPMlx0m+p0DgFcMHMl/9tLHIdDgruldsTDsO9hWrkNUMsvd6cmr+fZm04gj0TlGD/QUPAf8hq8cIWuZq6XuyvnbK/SQHHkkCp35UhNdx5XeWMoiaayxf72IAPde0bQ4rHLima/NVak+ytZSGnqiBd46ss7yTioBYpRBO36qI1cf3HWI/WVYMJUGpRWBvZqwjeylBvKn7gRNwX7HAKhs8xigVsqwFzgXCYrYDAghsTSKaiFguA8= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Oct 2024 16:43:51.0584 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5611a9a1-b999-483e-1659-08dcf838de73 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028D06.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4P190MB1856 X-OriginatorOrg: napatech.com X-BESS-ID: 1730222217-303097-12763-31195-1 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.30.106 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmYWlkZAVgZQMDEl1TQx0dTMxC jNMCk5JTnZxNDU0izZ2CAxMSXJItFSqTYWABnGg75BAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.260064 [from cloudscan13-243.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets fpga map was extended with STA module support which enable statistics functionality. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 92 ++++++++++++++++++- .../nthw/supported/nthw_fpga_mod_str_map.c | 1 + .../nthw/supported/nthw_fpga_reg_defs_sta.h | 8 ++ 3 files changed, 100 insertions(+), 1 deletion(-) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index a3d9f94fc6..efdb084cd6 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -2486,6 +2486,95 @@ static nthw_fpga_register_init_s slc_registers[] = { { SLC_RCP_DATA, 1, 36, NTHW_FPGA_REG_TYPE_WO, 0, 7, slc_rcp_data_fields }, }; +static nthw_fpga_field_init_s sta_byte_fields[] = { + { STA_BYTE_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_cfg_fields[] = { + { STA_CFG_CNT_CLEAR, 1, 1, 0 }, + { STA_CFG_DMA_ENA, 1, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_cv_err_fields[] = { + { STA_CV_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_fcs_err_fields[] = { + { STA_FCS_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_lsb_fields[] = { + { STA_HOST_ADR_LSB_LSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_msb_fields[] = { + { STA_HOST_ADR_MSB_MSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_load_bin_fields[] = { + { STA_LOAD_BIN_BIN, 32, 0, 8388607 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_0_fields[] = { + { STA_LOAD_BPS_RX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_1_fields[] = { + { STA_LOAD_BPS_RX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_0_fields[] = { + { STA_LOAD_BPS_TX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_1_fields[] = { + { STA_LOAD_BPS_TX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_0_fields[] = { + { STA_LOAD_PPS_RX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_1_fields[] = { + { STA_LOAD_PPS_RX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_0_fields[] = { + { STA_LOAD_PPS_TX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_1_fields[] = { + { STA_LOAD_PPS_TX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_pckt_fields[] = { + { STA_PCKT_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_status_fields[] = { + { STA_STATUS_STAT_TOGGLE_MISSED, 1, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s sta_registers[] = { + { STA_BYTE, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_byte_fields }, + { STA_CFG, 0, 2, NTHW_FPGA_REG_TYPE_RW, 0, 2, sta_cfg_fields }, + { STA_CV_ERR, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_cv_err_fields }, + { STA_FCS_ERR, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_fcs_err_fields }, + { STA_HOST_ADR_LSB, 1, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_lsb_fields }, + { STA_HOST_ADR_MSB, 2, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_msb_fields }, + { STA_LOAD_BIN, 8, 32, NTHW_FPGA_REG_TYPE_WO, 8388607, 1, sta_load_bin_fields }, + { STA_LOAD_BPS_RX_0, 11, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_0_fields }, + { STA_LOAD_BPS_RX_1, 13, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_1_fields }, + { STA_LOAD_BPS_TX_0, 15, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_0_fields }, + { STA_LOAD_BPS_TX_1, 17, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_1_fields }, + { STA_LOAD_PPS_RX_0, 10, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_0_fields }, + { STA_LOAD_PPS_RX_1, 12, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_1_fields }, + { STA_LOAD_PPS_TX_0, 14, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_0_fields }, + { STA_LOAD_PPS_TX_1, 16, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_1_fields }, + { STA_PCKT, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_pckt_fields }, + { STA_STATUS, 7, 1, NTHW_FPGA_REG_TYPE_RC1, 0, 1, sta_status_fields }, +}; + static nthw_fpga_module_init_s fpga_modules[] = { { MOD_CAT, 0, MOD_CAT, 0, 21, NTHW_FPGA_BUS_TYPE_RAB1, 768, 34, cat_registers }, { MOD_CSU, 0, MOD_CSU, 0, 0, NTHW_FPGA_BUS_TYPE_RAB1, 9728, 2, csu_registers }, @@ -2537,6 +2626,7 @@ static nthw_fpga_module_init_s fpga_modules[] = { { MOD_TX_CPY, 0, MOD_CPY, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 9216, 26, cpy_registers }, { MOD_TX_INS, 0, MOD_INS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB1, 8704, 2, ins_registers }, { MOD_TX_RPL, 0, MOD_RPL, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 8960, 6, rpl_registers }, + { MOD_STA, 0, MOD_STA, 0, 9, NTHW_FPGA_BUS_TYPE_RAB0, 2048, 17, sta_registers }, }; static nthw_fpga_prod_param_s product_parameters[] = { @@ -2695,5 +2785,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 35, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 36, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c index 150b9dd976..a2ab266931 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c @@ -19,5 +19,6 @@ const struct nthw_fpga_mod_str_s sa_nthw_fpga_mod_str_map[] = { { MOD_RAC, "RAC" }, { MOD_RST9563, "RST9563" }, { MOD_SDC, "SDC" }, + { MOD_STA, "STA" }, { 0UL, NULL } }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h index 640ffcbc52..0cd183fcaa 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h @@ -7,11 +7,17 @@ #define _NTHW_FPGA_REG_DEFS_STA_ /* STA */ +#define STA_BYTE (0xa08364d4UL) +#define STA_BYTE_CNT (0x3119e6bcUL) #define STA_CFG (0xcecaf9f4UL) #define STA_CFG_CNT_CLEAR (0xc325e12eUL) #define STA_CFG_CNT_FRZ (0x8c27a596UL) #define STA_CFG_DMA_ENA (0x940dbacUL) #define STA_CFG_TX_DISABLE (0x30f43250UL) +#define STA_CV_ERR (0x7db7db5dUL) +#define STA_CV_ERR_CNT (0x2c02fbbeUL) +#define STA_FCS_ERR (0xa0de1647UL) +#define STA_FCS_ERR_CNT (0xc68c37d1UL) #define STA_HOST_ADR_LSB (0xde569336UL) #define STA_HOST_ADR_LSB_LSB (0xb6f2f94bUL) #define STA_HOST_ADR_MSB (0xdf94f901UL) @@ -34,6 +40,8 @@ #define STA_LOAD_PPS_TX_0_PPS (0x788a7a7bUL) #define STA_LOAD_PPS_TX_1 (0xd37d1c89UL) #define STA_LOAD_PPS_TX_1_PPS (0x45ea53cbUL) +#define STA_PCKT (0xecc8f30aUL) +#define STA_PCKT_CNT (0x63291d16UL) #define STA_STATUS (0x91c5c51cUL) #define STA_STATUS_STAT_TOGGLE_MISSED (0xf7242b11UL) -- 2.45.0