From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id BEE0E45C16; Wed, 30 Oct 2024 16:20:24 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id AC4B74028F; Wed, 30 Oct 2024 16:20:24 +0100 (CET) Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) by mails.dpdk.org (Postfix) with ESMTP id 8B4FD40281 for ; Wed, 30 Oct 2024 16:20:23 +0100 (CET) Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-20ca7fc4484so46789115ad.3 for ; Wed, 30 Oct 2024 08:20:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=networkplumber-org.20230601.gappssmtp.com; s=20230601; t=1730301623; x=1730906423; darn=dpdk.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:subject:cc:to:from:date:from:to:cc:subject:date :message-id:reply-to; bh=rJJsPTJT04haDinco8mTJ0/KBkDsioeeoxYhQTRuAW0=; b=ary67d5I/OJxHqYhmQKGzE4Uagl3AZcKQq7FZhY7FgZQTw2CRvp3bqJ8GhWZJph+sS fb3cZ21kZyYsPwMnuM0wmrZBXiLvlYYQhgicxbpi0DF7De7ajO9qTZoI09eFLotFRKLS EB00Yc7ALuGhgJ1OLh/khgd0gUka5niLIIZ1Wh5X1G2v0chOe4awaaPjNkxxwzRnKIrF EYoJzPKBObhd5kLt9GnwiUmGb2PMrGJ9XMFj6IhfcczGy10PNqNPp+QN47rHHTCfBFib CaDsdJ3ejpABpXCFrkoUUCZow5SSGIwMQfHWLMCjrs7OAIOI0g5Y2NfpkF30lXHryJfN pxzA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730301623; x=1730906423; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:subject:cc:to:from:date:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rJJsPTJT04haDinco8mTJ0/KBkDsioeeoxYhQTRuAW0=; b=Dqdyx6w0dWjftaaYNv+KeHEuVzcO9Dtky9urqPmFvfpixJt2b1I5GU4N/8xNQgK6Wd 3hUJ+LFKjknRbCTQi1yhPYILl5W6YGej8f96gzIhVQR8ShkYcg6blcaeBFa1UmJvYfIk jaVqE3yk5ZgCnR+mIdkVB5rQ/zAA+NMVNNeDLBmU9iYMhMjSwBhLPoZvMI/wtD9sw9eP H9kgSbP8GQ8ZqW9a4HUTcmc6Pyuc7+miC+yBMmUCLSX46YJJMrmsganHrOApet0rx3Zu Ws3KGoWAtjV+7/ueF9F2UMlz54XfipK5iKPfUniF9mb6Rb0HuC57nHPcyLD/bIsHJ+KG GSJQ== X-Forwarded-Encrypted: i=1; AJvYcCVkQSDXVasq4ICd/k7M/9/hYAKKxpe45KYz6MLx7cvy6AmThuyM7ymCPu4+ezDGDSzmP/Y=@dpdk.org X-Gm-Message-State: AOJu0YxWzMxloZb3aNtA3k/6vRBW0qfaNIOGi6FFCy0q4LX2Hv/U5kJr Vv+1V3J6V+0FJCQxWfTDFZz9TubIO7AwfLqFN1RY5WPkzHr5fo90tvf5SNnxITc= X-Google-Smtp-Source: AGHT+IFPi9pMSL+xeXKULImZGh+j92Ke4Dg/x+QsYhihPBGLCSIbaJ6dmOIs/PFUNPo/nRMdplYNWg== X-Received: by 2002:a17:902:ec82:b0:20c:fb47:5c02 with SMTP id d9443c01a7336-210c6c828d0mr201207335ad.52.1730301622742; Wed, 30 Oct 2024 08:20:22 -0700 (PDT) Received: from hermes.local (204-195-96-226.wavecable.com. [204.195.96.226]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-210bc02e905sm82456985ad.201.2024.10.30.08.20.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Oct 2024 08:20:22 -0700 (PDT) Date: Wed, 30 Oct 2024 08:20:20 -0700 From: Stephen Hemminger To: =?UTF-8?B?THVrw6HFoSDFoGnFoW1pxaE=?= Cc: Morten =?UTF-8?B?QnLDuHJ1cA==?= , anatoly.burakov@intel.com, ian.stokes@intel.com, dev@dpdk.org Subject: Re: [PATCH] net: increase the maximum of RX/TX descriptors Message-ID: <20241030082020.2fe8eadb@hermes.local> In-Reply-To: References: <20241029124832.224112-1-sismis@cesnet.cz> <98CBD80474FA8B44BF855DF32C47DC35E9F845@smartserver.smartshare.dk> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org On Wed, 30 Oct 2024 14:58:40 +0100 Luk=C3=A1=C5=A1 =C5=A0i=C5=A1mi=C5=A1 wrote: > On 29. 10. 24 15:37, Morten Br=C3=B8rup wrote: > >> From: Lukas Sismis [mailto:sismis@cesnet.cz] > >> Sent: Tuesday, 29 October 2024 13.49 > >> > >> Intel PMDs are capped by default to only 4096 RX/TX descriptors. > >> This can be limiting for applications requiring a bigger buffer > >> capabilities. The cap prevented the applications to configure > >> more descriptors. By bufferring more packets with RX/TX > >> descriptors, the applications can better handle the processing > >> peaks. > >> > >> Signed-off-by: Lukas Sismis > >> --- =20 > > Seems like a good idea. > > > > Have the max number of descriptors been checked with the datasheets for= all the affected NIC chips? > > =20 > I was hoping to get some feedback on this from the Intel folks. >=20 > But it seems like I can change it only for ixgbe (82599) to 32k=20 > (possibly to 64k - 8), others - ice (E810) and i40e (X710) are capped at= =20 > 8k - 32. >=20 > I neither have any experience with other drivers nor I have them=20 > available to test so I will let it be in the follow-up version of this=20 > patch. >=20 > Lukas >=20 Having large number of descriptors especially at lower speeds will increase buffer bloat. For real life applications, do not want increase latency more than 1ms. 10 Gbps has 7.62Gbps of effective bandwidth due to overhead. Rate for 1500 MTU is 7.62Gbs / (1500 * 8) =3D 635 K pps (i.e 1.5 us per pac= ket) A ring of 4096 descriptors can take 6 ms for full size packets. Be careful, optimizing for 64 byte benchmarks can be disaster in real world.