From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8A4CA45BCC; Thu, 31 Oct 2024 00:12:34 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 78F094349C; Thu, 31 Oct 2024 00:12:34 +0100 (CET) Received: from egress-ip42a.ess.de.barracuda.com (egress-ip42a.ess.de.barracuda.com [18.185.115.201]) by mails.dpdk.org (Postfix) with ESMTP id 1396243480 for ; Thu, 31 Oct 2024 00:12:33 +0100 (CET) Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03lp2108.outbound.protection.outlook.com [104.47.30.108]) by mx-outbound47-144.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Wed, 30 Oct 2024 23:12:30 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=q/h62fifl/ZvakiytYAHS2WDzg5ocMvl+XdwC0w6adf6z8J5+AQS0LFFv1VTYo2ECnOEYMPU5AecDTf2hBkkcOrrLIczUo0Biq2iRcYQEsVg34nJzCM4MzC0NqUg10u4Tw/ZH1RJtqxVCUQgM+WLKy/qOHW1ZkfYpmAl6qUHhcZCC1JMoI+sI27bD8/nZIkZDT61M2tyFYh3YTeu2rHk7IXVnLzCGv/sZ1WUGw0JFn4W+fHJ/jw4DCMLfNl2LmFqJP90ENmcUWBZSzaZ2NIa9/1vs2G6AY3Jbv6RntVtclGrULp6ZkQ//54pbibPQ0V1lCUHjckevCsLK+wswNLgWQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=elxaOOBinN8HYf7azOQHSgRDwsGAnfFGipz0+blpw+qEq38yDoBepoUl9oGeQ1XX6/gCI2+8fClDM+pN0neAZGiTunYjgEuvxvIhUNdBRjkl8RRSgRiDA+2wP34urQB4AFhz4z5nfw1C3cubVw3dRPkNfoh1H383Qii7b9uch9p8L8jo3rGqoaiuBagOyEg4DsIY58vaQEvxBIhj+jRwEfSqAkXnlnKk13XMK4Ms6D6n+95wXg42koFunNuVMs3QTCel9REYfma0uCh/CygDSAVo4WZAgRrZfvBo5In1q+4znw2drrqbvGFamWHZvGuqEx/1fMTd9W8hxOdGtsMRHg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rnGNdpBgdIRes9pYPpX+yVMzFW785QJRxBOKeI06SI4=; b=lHxhWgA5Qme2lYLlUEg9A8CGk8yLanPqq24tdOK99yJ3uO9bIUhSCJYhqFDVm9pyHqOdEmJE9VoyqEFFlnKir8U73BhEnULVQigfEMJsfHKLbTErGskuL1wRcU33LbTSb97WNk3K7taeU/goFg2/I7E4AGGnCclBMTI4tT4/3vQ= Received: from DUZPR01CA0013.eurprd01.prod.exchangelabs.com (2603:10a6:10:3c3::6) by VE1P190MB1021.EURP190.PROD.OUTLOOK.COM (2603:10a6:800:1a1::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.32; Wed, 30 Oct 2024 21:40:50 +0000 Received: from DU2PEPF00028D13.eurprd03.prod.outlook.com (2603:10a6:10:3c3:cafe::d8) by DUZPR01CA0013.outlook.office365.com (2603:10a6:10:3c3::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.20 via Frontend Transport; Wed, 30 Oct 2024 21:40:50 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DU2PEPF00028D13.mail.protection.outlook.com (10.167.242.27) with Microsoft SMTP Server id 15.20.8114.16 via Frontend Transport; Wed, 30 Oct 2024 21:40:49 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, stephen@networkplumber.org, Oleksandr Kolomeiets Subject: [PATCH v5 59/80] net/ntnic: add STA module Date: Wed, 30 Oct 2024 22:39:06 +0100 Message-ID: <20241030213940.3470062-60-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241030213940.3470062-1-sil-plv@napatech.com> References: <20241021210527.2075431-1-sil-plv@napatech.com> <20241030213940.3470062-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028D13:EE_|VE1P190MB1021:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: df13dca8-1aeb-447d-963b-08dcf92b85c3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|36860700013|82310400026|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Az2pu9BsjKdS/R7YCr22UU9QpASt0ZTohhEYO8csL8oKUv8LF6yNeKvegj0I?= =?us-ascii?Q?ZjbnGMBDF+C3n2CQFccphRV1/4hLpjNghuE0ZsqCG2r0qLA9d4WRKipQkkZt?= =?us-ascii?Q?2ZXz+QuSaO52JjqNf6km4DTvhHL4OKnDkiFe8geIyIOGHFom3Kkek2srdsnG?= =?us-ascii?Q?Me3YTlIkwlgCPZbrMxS9hjInWF4NoOc5WfGuuj/8+TO84xFeJgcJMlyoSa2z?= =?us-ascii?Q?gB1OaWjecnPeKrm1NQ+auJ5Gthb0y/OWRuOJzqAtH6dDxGfY6xEIiJSN93FR?= =?us-ascii?Q?lw6Xd7frM0yTKMOZN3TefDBx29HODsFCQ4GS0b5cW0wXxxgiMN+q1ssvGPt2?= =?us-ascii?Q?97MC7x+aUg8rCY7JiTgWlo3CLY/lvBHU8MQVOTUXsmmADvSrgAPx5HGo5ymI?= =?us-ascii?Q?2VJ6x2FxMTjjcXNQG937T06Ckh3kMXri4Dmthwl7UQ3HS5QRE0gskmCXtqDJ?= =?us-ascii?Q?V9ZdE19MkbFooterUGn/60JXUXFk84Eem+s/5cD1evd352UZFldAAXlXV7hR?= =?us-ascii?Q?DmKqCRbUnJu9+BKsKLXz7JpVDymsTyqF5XlDGr4vrYtWhUrIpHzRlPQC05Qo?= =?us-ascii?Q?bFFxMZZu3ggXcSLrFr8JI7P7u0iV0e4BhrRKE9RMNnS6quj0ZoQBeUspP05v?= =?us-ascii?Q?mEbbXAB84gB6mQLTGd9eIQhMVLzRkx+c9bRVfrrVoesazLqVuovyIAUC5KZ4?= =?us-ascii?Q?nkE4J1ThGnVHpykVlJZ5GMnZ8zxPEf0Ie743W2QemH9MYlz6JVYN8o/lFu+t?= =?us-ascii?Q?E0makKM0KiyjvXbNadMS2GCHa4boWP4y+76tvMAxQjcX3U6klkQ67o25UHwN?= =?us-ascii?Q?62QT0uanTMgB/CRRx4dW0ZsZxxmLN6WMdaWzJqYQfiio4rX6wHaI6ANDrDHk?= =?us-ascii?Q?UzACa5Km/sHVErO5elZavQ2GZVXyDkNRJrnHwNJ2bn/tSbVGIdU0piXI/Hmi?= =?us-ascii?Q?lK/+wi9WK61FwR0kogWe3W0FezsR8tUITlOAGkeowLlgmG8/Dm+i9nr7RRtI?= =?us-ascii?Q?V4Va7rXiNxECyMnrD03h2eRj5OC379LC/eqOowiGTDSv78W/XIVK50MT8Omm?= =?us-ascii?Q?SmCcMznF4o69qb6t+T22S0b5ZOkUmBqogUR3KV9EEj5DTRHrzBvqn1XjvDCa?= =?us-ascii?Q?vkapeW5DGk1WM2UnyDSayRn2OXP++7wgjpNXo2eJXwK9yj1q/dpWa0m+knVB?= =?us-ascii?Q?3kylpLugrNrV6M8nZFYkEAIYPDcf12RiNYyXeKehLylyvARpB6Sg1uGRApGk?= =?us-ascii?Q?L0N8BiizHeDSONp7Peks0yd1tSIrjoFNcsTviO4JpB/J6gjX5YHEEE45umM0?= =?us-ascii?Q?z9DTJCXcgURS6pEgRpJxCqohz6EYnwc+wOOpQOpZYDszAsymeQC/yxvvdtP5?= =?us-ascii?Q?PE97sHlJWvAAKxuHtyRJ0zNx4a+rmsETy3QI9ZOYCykITMM8Yw=3D=3D?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(36860700013)(82310400026)(1800799024); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 6oaIhK/2XU1N9sxF+KISgBVHwywGFsGMkvjaCpi21JKmLMXqghbz7P7O8a1RbJhhxP9kzFnP3VTPvRuRPuFTKForc3kNZWY1+cdjrATPYXmE3ybZyjmoRrIZAH6iQkRwvzXAv95H1MixwCCPFkTGjctd+55ZegWa9Y9meX822iXMGvpMdmdvAwLcumjha1nfdqAxNla6AiWQbuK3FJLG25wK19by9gjDadxaIjZdBSTPt6GEAayjE5dNkntyF5M7Nq7EeefOfkF17NgHxhNAcHpU1/ncdnE9DplnE/vryuv1BmG98a87Sl/3sSe4I5SoL+VyzxccQzVxTBUNx/bpwXo3S7ui2Hr/J932dro1BRt6d7gnI9Onf0DnNQUfLT8bnuOsHt9e6ud7ZWCu2R3mV67px0ZOxsseOhsCWTi3vHuGKshAnjD9mKvbU2P5BXevgwzN7WcGBYlUCs1K/jWqOv+8v+5y2/46P701NZ+wAiN+mqLHwl5ifJnvrHEnBchH5Kwl1dqieYQd/Zql61uv6nZ6uUhQkg+lfhAMtUC4Y+3GLOqaJfl6J64Vd6M5+808hgEnfzROWPAuW3C5QFDzdCrBgHIb2S1sW9vxmyTRRuVd/2/sacfsVjG+6qCk55zieO7pRfIUTGipbGe+MtojAQpPlsrmlB1IylRieyBfNU4= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2024 21:40:49.9115 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: df13dca8-1aeb-447d-963b-08dcf92b85c3 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028D13.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1P190MB1021 X-OriginatorOrg: napatech.com X-BESS-ID: 1730329950-312176-12712-43843-1 X-BESS-VER: 2019.1_20241018.1852 X-BESS-Apparent-Source-IP: 104.47.30.108 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVmYWlkZAVgZQMDEl1TQx0dTMxC jNMCk5JTnZxNDU0izZ2CAxMSXJItFSqTYWABnGg75BAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.260092 [from cloudscan20-80.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets fpga map was extended with STA module support which enable statistics functionality. Signed-off-by: Oleksandr Kolomeiets --- .../supported/nthw_fpga_9563_055_049_0000.c | 92 ++++++++++++++++++- .../nthw/supported/nthw_fpga_mod_str_map.c | 1 + .../nthw/supported/nthw_fpga_reg_defs_sta.h | 8 ++ 3 files changed, 100 insertions(+), 1 deletion(-) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index a3d9f94fc6..efdb084cd6 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -2486,6 +2486,95 @@ static nthw_fpga_register_init_s slc_registers[] = { { SLC_RCP_DATA, 1, 36, NTHW_FPGA_REG_TYPE_WO, 0, 7, slc_rcp_data_fields }, }; +static nthw_fpga_field_init_s sta_byte_fields[] = { + { STA_BYTE_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_cfg_fields[] = { + { STA_CFG_CNT_CLEAR, 1, 1, 0 }, + { STA_CFG_DMA_ENA, 1, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_cv_err_fields[] = { + { STA_CV_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_fcs_err_fields[] = { + { STA_FCS_ERR_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_lsb_fields[] = { + { STA_HOST_ADR_LSB_LSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_host_adr_msb_fields[] = { + { STA_HOST_ADR_MSB_MSB, 32, 0, 0 }, +}; + +static nthw_fpga_field_init_s sta_load_bin_fields[] = { + { STA_LOAD_BIN_BIN, 32, 0, 8388607 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_0_fields[] = { + { STA_LOAD_BPS_RX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_rx_1_fields[] = { + { STA_LOAD_BPS_RX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_0_fields[] = { + { STA_LOAD_BPS_TX_0_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_bps_tx_1_fields[] = { + { STA_LOAD_BPS_TX_1_BPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_0_fields[] = { + { STA_LOAD_PPS_RX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_rx_1_fields[] = { + { STA_LOAD_PPS_RX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_0_fields[] = { + { STA_LOAD_PPS_TX_0_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_load_pps_tx_1_fields[] = { + { STA_LOAD_PPS_TX_1_PPS, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_pckt_fields[] = { + { STA_PCKT_CNT, 32, 0, 0x0000 }, +}; + +static nthw_fpga_field_init_s sta_status_fields[] = { + { STA_STATUS_STAT_TOGGLE_MISSED, 1, 0, 0x0000 }, +}; + +static nthw_fpga_register_init_s sta_registers[] = { + { STA_BYTE, 4, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_byte_fields }, + { STA_CFG, 0, 2, NTHW_FPGA_REG_TYPE_RW, 0, 2, sta_cfg_fields }, + { STA_CV_ERR, 5, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_cv_err_fields }, + { STA_FCS_ERR, 6, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_fcs_err_fields }, + { STA_HOST_ADR_LSB, 1, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_lsb_fields }, + { STA_HOST_ADR_MSB, 2, 32, NTHW_FPGA_REG_TYPE_WO, 0, 1, sta_host_adr_msb_fields }, + { STA_LOAD_BIN, 8, 32, NTHW_FPGA_REG_TYPE_WO, 8388607, 1, sta_load_bin_fields }, + { STA_LOAD_BPS_RX_0, 11, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_0_fields }, + { STA_LOAD_BPS_RX_1, 13, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_rx_1_fields }, + { STA_LOAD_BPS_TX_0, 15, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_0_fields }, + { STA_LOAD_BPS_TX_1, 17, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_bps_tx_1_fields }, + { STA_LOAD_PPS_RX_0, 10, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_0_fields }, + { STA_LOAD_PPS_RX_1, 12, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_rx_1_fields }, + { STA_LOAD_PPS_TX_0, 14, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_0_fields }, + { STA_LOAD_PPS_TX_1, 16, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_load_pps_tx_1_fields }, + { STA_PCKT, 3, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, sta_pckt_fields }, + { STA_STATUS, 7, 1, NTHW_FPGA_REG_TYPE_RC1, 0, 1, sta_status_fields }, +}; + static nthw_fpga_module_init_s fpga_modules[] = { { MOD_CAT, 0, MOD_CAT, 0, 21, NTHW_FPGA_BUS_TYPE_RAB1, 768, 34, cat_registers }, { MOD_CSU, 0, MOD_CSU, 0, 0, NTHW_FPGA_BUS_TYPE_RAB1, 9728, 2, csu_registers }, @@ -2537,6 +2626,7 @@ static nthw_fpga_module_init_s fpga_modules[] = { { MOD_TX_CPY, 0, MOD_CPY, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 9216, 26, cpy_registers }, { MOD_TX_INS, 0, MOD_INS, 0, 2, NTHW_FPGA_BUS_TYPE_RAB1, 8704, 2, ins_registers }, { MOD_TX_RPL, 0, MOD_RPL, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 8960, 6, rpl_registers }, + { MOD_STA, 0, MOD_STA, 0, 9, NTHW_FPGA_BUS_TYPE_RAB0, 2048, 17, sta_registers }, }; static nthw_fpga_prod_param_s product_parameters[] = { @@ -2695,5 +2785,5 @@ static nthw_fpga_prod_param_s product_parameters[] = { }; nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { - 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 35, fpga_modules, + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 36, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c index 150b9dd976..a2ab266931 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_str_map.c @@ -19,5 +19,6 @@ const struct nthw_fpga_mod_str_s sa_nthw_fpga_mod_str_map[] = { { MOD_RAC, "RAC" }, { MOD_RST9563, "RST9563" }, { MOD_SDC, "SDC" }, + { MOD_STA, "STA" }, { 0UL, NULL } }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h index 640ffcbc52..0cd183fcaa 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_sta.h @@ -7,11 +7,17 @@ #define _NTHW_FPGA_REG_DEFS_STA_ /* STA */ +#define STA_BYTE (0xa08364d4UL) +#define STA_BYTE_CNT (0x3119e6bcUL) #define STA_CFG (0xcecaf9f4UL) #define STA_CFG_CNT_CLEAR (0xc325e12eUL) #define STA_CFG_CNT_FRZ (0x8c27a596UL) #define STA_CFG_DMA_ENA (0x940dbacUL) #define STA_CFG_TX_DISABLE (0x30f43250UL) +#define STA_CV_ERR (0x7db7db5dUL) +#define STA_CV_ERR_CNT (0x2c02fbbeUL) +#define STA_FCS_ERR (0xa0de1647UL) +#define STA_FCS_ERR_CNT (0xc68c37d1UL) #define STA_HOST_ADR_LSB (0xde569336UL) #define STA_HOST_ADR_LSB_LSB (0xb6f2f94bUL) #define STA_HOST_ADR_MSB (0xdf94f901UL) @@ -34,6 +40,8 @@ #define STA_LOAD_PPS_TX_0_PPS (0x788a7a7bUL) #define STA_LOAD_PPS_TX_1 (0xd37d1c89UL) #define STA_LOAD_PPS_TX_1_PPS (0x45ea53cbUL) +#define STA_PCKT (0xecc8f30aUL) +#define STA_PCKT_CNT (0x63291d16UL) #define STA_STATUS (0x91c5c51cUL) #define STA_STATUS_STAT_TOGGLE_MISSED (0xf7242b11UL) -- 2.45.0