From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 10E3745DD1; Sat, 30 Nov 2024 01:39:59 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D21C54027D; Sat, 30 Nov 2024 01:39:57 +0100 (CET) Received: from NAM04-BN8-obe.outbound.protection.outlook.com (mail-bn8nam04on2076.outbound.protection.outlook.com [40.107.100.76]) by mails.dpdk.org (Postfix) with ESMTP id 4D30F40150; Sat, 30 Nov 2024 01:39:56 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=DZnP5/ijTI9zyExR5wRppvqKAPzJvfNJLHPlLmda4V6vtYoRdLABjrSqtiKHtBm4J7LYt+IuPzuI7w3B5sWPPb82FJlPKlK/mkntULBVyVsOzgiWLCzfeeJ2g0JwTkxlJtRuPhULb0M7gYDrsVCCoVt1TL/hEkXEHUZiiwkaRm2TG9onG8a85+ZZhdObNumfVAf2c9Y6bUQUIx0HwDUEU0/MbmZrWpThYpnOrmDJL8kuPc3/bXgJH31t23wcyY8Jl+IaBDMMNz52pJgq7dyn13nJUYh3X/Z5pJ1xytpUSaWvwGXChWSxtJrKl+gOLKxqmy8sebSlihOM7RnhYd7eug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1fBRVYsPjbpw11+iaEXfKFe3KOyMlCgHmwwJPX+hS8E=; b=h5s1pGNO+P7sC1HBkxOjKo5uilzTtAvAeyp58YN3fqc134V92hNg0msb6c7eju5UFsQSx9aSHmZS1HH+cemJ2aHfD7PpmsCuQMh43s2ytXxuLKCCtn9vBbe3Mad/FPQMu4gsIfW9oTlk1QSquu74QWry6Ns8+YfVeNcaFtjeEvZntCcdBAhCjuRkbv1uUcp6yh7N1hh+DuhWDPgdugAu0dy8CpRuJCXrc9pDvpQzHKMtrSrtYMsLK9JYErTgjI9nJ6m6vS2fwfKNF9Ad+w+hvN2VDvnn/7t21OiRTEfOxki5A1HF3qYtolhgVGZ5UqsVkQbqAJmnP3vkmDhdHVBFDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1fBRVYsPjbpw11+iaEXfKFe3KOyMlCgHmwwJPX+hS8E=; b=mrcdFc8DfLz300qcab41zkQTVRaMfPyF+TF4fwx+QpEDGKauRfPIFMrflPR8c51jWcUEd7uwqjNuNhBs1UokkEgHmZbxc27Vds04VHRcSk9p/w03gjb0vtfwepinvaolXDasSprbVboJ+Q6rUVh2ih6jfIp+L7WdLvOLgVEmuUs7U7yIER8zzBv0oWcO2xv9VM7vinAG63Jl/1U8Jc5V/lzvoQUBTG/O35cV3wP0Hv4eeP4x+Z839jFEeeEJ2gcjxhLTjkHjCPmGmH7/G43KnBkk+PPrXgHUn0GNRgl5OptwFKclrGwjrIS4PORb901gj1wo/Mprh4RecdA87ckAUA== Received: from CH0PR03CA0064.namprd03.prod.outlook.com (2603:10b6:610:cc::9) by DS0PR12MB6439.namprd12.prod.outlook.com (2603:10b6:8:c9::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8207.14; Sat, 30 Nov 2024 00:39:51 +0000 Received: from CH1PEPF0000AD7A.namprd04.prod.outlook.com (2603:10b6:610:cc:cafe::70) by CH0PR03CA0064.outlook.office365.com (2603:10b6:610:cc::9) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8207.15 via Frontend Transport; Sat, 30 Nov 2024 00:39:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH1PEPF0000AD7A.mail.protection.outlook.com (10.167.244.59) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8207.12 via Frontend Transport; Sat, 30 Nov 2024 00:39:51 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Fri, 29 Nov 2024 16:39:48 -0800 Received: from pegasus01.mtr.labs.mlnx (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Fri, 29 Nov 2024 16:39:45 -0800 From: Alexander Kozyrev To: CC: , , , , , , Subject: [PATCH v3] net/mlx5: fix RSS hash for non-RSS CQE zipping Date: Sat, 30 Nov 2024 02:39:22 +0200 Message-ID: <20241130003925.2228586-1-akozyrev@nvidia.com> X-Mailer: git-send-email 2.43.5 In-Reply-To: <20241129204540.2159168-1-akozyrev@nvidia.com> References: <20241129204540.2159168-1-akozyrev@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH1PEPF0000AD7A:EE_|DS0PR12MB6439:EE_ X-MS-Office365-Filtering-Correlation-Id: f3468c04-f3be-4adc-d8d2-08dd10d78046 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|82310400026|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?f7Zvt0peopjZvzQfgu6CHGbwbDEEI6j+lXPuSEhMJfRxDZhSko88js9Ak9Rp?= =?us-ascii?Q?lT2cB3XoUQbunOPjLdQ4q99v90ZCdezKTSJBXwEJjNZo+78Cy4aGTtI3DZC4?= =?us-ascii?Q?6TjlvF+0giQW1ekxtKA71SDT0+SbGxy1CAsbQkYjE+RO3g9UlukF9Rgpve0k?= =?us-ascii?Q?OUxeiu6xu7i6IKw+iWQLb1eflm749/E2gizzUlrdSSjUgJ7VcabpsRRHmqUJ?= =?us-ascii?Q?yN7l9HhcOycMVt83JD3TtlZ18XVH+4tHUJAvak2n/zwFbkiAPuOg3Zx9rfJQ?= =?us-ascii?Q?4+ODWefDmq6ILqVvFUUauK5SX3HgRKu8Adljl0wTw3uhwVGlmUCEnl2ZLQkB?= =?us-ascii?Q?R+43Juvn9MOkDHB8VX3y7WJpFm1VCGKWnkjMzNFMDBdYlDtAOmVsGvg/D1mO?= =?us-ascii?Q?Jq/bMID4ZtrHrMHvlecTYgCtVMd7eekr0DlK2JlWrJGMrDq1Eyauj6TtoUkt?= =?us-ascii?Q?zkOVG7kuVd6yxlegbVfapa7TtCFpBZzj2RsrCRNqtw7/xm8j102epEyhj/TH?= =?us-ascii?Q?SeIWxezGeq0dgu206g26O7w2ZrxUyEZKtcUSZTUaDq9wORJSck5jzBq6rinL?= =?us-ascii?Q?rnE7nM3B13Ob9zi1XyVGVx3pwe/WjAsyhw5qJY0KzWDXlHekndgsp7SpigRB?= =?us-ascii?Q?aofaxDTg0JjCpcaBH15O7GeOkXgHE3eu7VoNhmanzBd2716N4zU2cd9AU3/G?= =?us-ascii?Q?tuQiZCYCvsBrgOjZkdQdeTIAsyCJgBReUsDKrKOkyGZVy8+1oEaPWstPWxMG?= =?us-ascii?Q?nXQfpUQmz+TpWDjokpAGdLNpKJvxJASBSY5ndB/RY3Qai8a6z5r8PwZOOuEt?= =?us-ascii?Q?4FgVQbvV3AiXLcdkh1jzb+sTLi8nDz33IfHUJ5qeyGfMqbZn+TH/OBmjvTpf?= =?us-ascii?Q?veSiEBrpzmFt1IzlDQ6B1FsPRxGgcYLyY5eqaq8YXoEtGJnvfUrprrY4kv2t?= =?us-ascii?Q?mo6bK6vDXty4Vw68uG90GpfjmPlCrLGz6OSE2MGIA1+PJaQfIwxU7kAr9spn?= =?us-ascii?Q?KZlOzjkTsxlen5lWz8ZOqlvTaXJjg6lrFcJRf/jbqsQ2cHlRrb/H8N5pPft1?= =?us-ascii?Q?R25YFteWqn2YYXTuSFW8D7MZH/oKrKOrou1bb6WL5WzpT56s1BwblZqGqHWa?= =?us-ascii?Q?hf28Te/wCWt0G050xSgOmE0xH/4m/N1fK5QhtE/Vk6qnsQq8/1hvfqt9QoZ4?= =?us-ascii?Q?g567Un/xOxfTlYVfbvFbj6opa+b95lwl74ZqyVbXV3MRc/r2FtLc7yUXPNUk?= =?us-ascii?Q?I7npvabnyAeebSdtNbXzhwNiI4qEzSZlYubwKcVwAojQbjoI8zXkfyDMLvyw?= =?us-ascii?Q?TEn2S6K2kXivZOYUmyuINy9u2y/6Rum5DA+8iMbIuR0G91Cj2+VVHtLtLjia?= =?us-ascii?Q?JFwAO8Uq93wDepeOnoHXpR5rc1CsEMoBE4aakuZfm4n9MUmbKumNUmGK9zZ6?= =?us-ascii?Q?8d7qDGEoDPU/vhUeKehfCzJ8I3Dl+lS1?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(1800799024)(82310400026)(36860700013)(376014); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Nov 2024 00:39:51.1055 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f3468c04-f3be-4adc-d8d2-08dd10d78046 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH1PEPF0000AD7A.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB6439 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Take the RSS hash value from the title packet before it gets overwritten by the decompression routine. Set the RSS hash flag in the packet mbuf if RSS is enabled in case of non-RSS CQE zipping format. Fixes: 54c2d46 ("net/mlx5: support flow tag and packet header miniCQEs") Cc: stable@dpdk.org Signed-off-by: Alexander Kozyrev --- drivers/net/mlx5/mlx5_rxtx_vec_altivec.h | 32 +++++++++++++----------- drivers/net/mlx5/mlx5_rxtx_vec_neon.h | 18 ++++++------- drivers/net/mlx5/mlx5_rxtx_vec_sse.h | 18 ++++++------- 3 files changed, 35 insertions(+), 33 deletions(-) diff --git a/drivers/net/mlx5/mlx5_rxtx_vec_altivec.h b/drivers/net/mlx5/mlx5_rxtx_vec_altivec.h index 240987d03d..0f48298def 100644 --- a/drivers/net/mlx5/mlx5_rxtx_vec_altivec.h +++ b/drivers/net/mlx5/mlx5_rxtx_vec_altivec.h @@ -82,6 +82,7 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, (void *)&(cq + !rxq->cqe_comp_layout)->pkt_info; /* Title packet is pre-built. */ struct rte_mbuf *t_pkt = rxq->cqe_comp_layout ? &rxq->title_pkt : elts[0]; + const uint32_t hash_rss = rxq->rss_hash * t_pkt->hash.rss; const __vector unsigned char zero = (__vector unsigned char){0}; /* Mask to shuffle from extracted mini CQE to mbuf. */ const __vector unsigned char shuf_mask1 = (__vector unsigned char){ @@ -113,8 +114,18 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, const __vector unsigned short rxdf_sel_mask = (__vector unsigned short){ 0xffff, 0xffff, 0, 0, 0, 0xffff, 0, 0}; - __vector unsigned char ol_flags = (__vector unsigned char){0}; - __vector unsigned char ol_flags_mask = (__vector unsigned char){0}; + __vector unsigned char ol_flags = + (__vector unsigned char)(__vector unsigned int) { + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH, + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH, + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH, + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH}; + __vector unsigned char ol_flags_mask = + (__vector unsigned char)(__vector unsigned int) { + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH, + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH, + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH, + rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH}; unsigned int pos; unsigned int i; unsigned int inv = 0; @@ -440,12 +451,6 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, pkt_info) & (1 << 6)); } } - const __vector unsigned char hash_mask = - (__vector unsigned char)(__vector unsigned int) { - RTE_MBUF_F_RX_RSS_HASH, - RTE_MBUF_F_RX_RSS_HASH, - RTE_MBUF_F_RX_RSS_HASH, - RTE_MBUF_F_RX_RSS_HASH}; const __vector unsigned char rearm_flags = (__vector unsigned char)(__vector unsigned int) { (uint32_t)t_pkt->ol_flags, @@ -453,9 +458,6 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, (uint32_t)t_pkt->ol_flags, (uint32_t)t_pkt->ol_flags}; - ol_flags_mask = (__vector unsigned char) - vec_or((__vector unsigned long)ol_flags_mask, - (__vector unsigned long)hash_mask); ol_flags = (__vector unsigned char) vec_or((__vector unsigned long)ol_flags, (__vector unsigned long) @@ -470,10 +472,10 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, ((__vector unsigned int)ol_flags)[2]; elts[pos + 3]->ol_flags = ((__vector unsigned int)ol_flags)[3]; - elts[pos]->hash.rss = 0; - elts[pos + 1]->hash.rss = 0; - elts[pos + 2]->hash.rss = 0; - elts[pos + 3]->hash.rss = 0; + elts[pos]->hash.rss = hash_rss; + elts[pos + 1]->hash.rss = hash_rss; + elts[pos + 2]->hash.rss = hash_rss; + elts[pos + 3]->hash.rss = hash_rss; } if (rxq->dynf_meta) { int32_t offs = rxq->flow_meta_offset; diff --git a/drivers/net/mlx5/mlx5_rxtx_vec_neon.h b/drivers/net/mlx5/mlx5_rxtx_vec_neon.h index dc1d30753d..462819cb4a 100644 --- a/drivers/net/mlx5/mlx5_rxtx_vec_neon.h +++ b/drivers/net/mlx5/mlx5_rxtx_vec_neon.h @@ -78,6 +78,7 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, (void *)&(cq + !rxq->cqe_comp_layout)->pkt_info; /* Title packet is pre-built. */ struct rte_mbuf *t_pkt = rxq->cqe_comp_layout ? &rxq->title_pkt : elts[0]; + const uint32_t hash_rss = rxq->rss_hash * t_pkt->hash.rss; unsigned int pos; unsigned int i; unsigned int inv = 0; @@ -117,8 +118,10 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, rxq->crc_present * RTE_ETHER_CRC_LEN, 0, 0, 0 }; - uint32x4_t ol_flags = {0, 0, 0, 0}; - uint32x4_t ol_flags_mask = {0, 0, 0, 0}; + uint32x4_t ol_flags = + vdupq_n_u32(rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH); + uint32x4_t ol_flags_mask = + vdupq_n_u32(rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH); #ifdef MLX5_PMD_SOFT_COUNTERS uint32_t rcvd_byte = 0; #endif @@ -326,22 +329,19 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, pkt_info) & (1 << 6)); } } - const uint32x4_t hash_flags = - vdupq_n_u32(RTE_MBUF_F_RX_RSS_HASH); const uint32x4_t rearm_flags = vdupq_n_u32((uint32_t)t_pkt->ol_flags); - ol_flags_mask = vorrq_u32(ol_flags_mask, hash_flags); ol_flags = vorrq_u32(ol_flags, vbicq_u32(rearm_flags, ol_flags_mask)); elts[pos]->ol_flags = vgetq_lane_u32(ol_flags, 3); elts[pos + 1]->ol_flags = vgetq_lane_u32(ol_flags, 2); elts[pos + 2]->ol_flags = vgetq_lane_u32(ol_flags, 1); elts[pos + 3]->ol_flags = vgetq_lane_u32(ol_flags, 0); - elts[pos]->hash.rss = 0; - elts[pos + 1]->hash.rss = 0; - elts[pos + 2]->hash.rss = 0; - elts[pos + 3]->hash.rss = 0; + elts[pos]->hash.rss = hash_rss; + elts[pos + 1]->hash.rss = hash_rss; + elts[pos + 2]->hash.rss = hash_rss; + elts[pos + 3]->hash.rss = hash_rss; } if (rxq->dynf_meta) { int32_t offs = rxq->flow_meta_offset; diff --git a/drivers/net/mlx5/mlx5_rxtx_vec_sse.h b/drivers/net/mlx5/mlx5_rxtx_vec_sse.h index 81a177fce7..fc1b436b72 100644 --- a/drivers/net/mlx5/mlx5_rxtx_vec_sse.h +++ b/drivers/net/mlx5/mlx5_rxtx_vec_sse.h @@ -78,6 +78,7 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, volatile struct mlx5_mini_cqe8 *mcq = (void *)(cq + !rxq->cqe_comp_layout); /* Title packet is pre-built. */ struct rte_mbuf *t_pkt = rxq->cqe_comp_layout ? &rxq->title_pkt : elts[0]; + const uint32_t hash_rss = rxq->rss_hash * t_pkt->hash.rss; unsigned int pos; unsigned int i; unsigned int inv = 0; @@ -108,8 +109,10 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, 0, rxq->crc_present * RTE_ETHER_CRC_LEN, 0, 0); - __m128i ol_flags = _mm_setzero_si128(); - __m128i ol_flags_mask = _mm_setzero_si128(); + __m128i ol_flags = + _mm_set1_epi32(rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH); + __m128i ol_flags_mask = + _mm_set1_epi32(rxq->rss_hash * RTE_MBUF_F_RX_RSS_HASH); #ifdef MLX5_PMD_SOFT_COUNTERS const __m128i zero = _mm_setzero_si128(); const __m128i ones = _mm_cmpeq_epi32(zero, zero); @@ -310,12 +313,9 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, pkt_info) & (1 << 6)); } } - const __m128i hash_flags = - _mm_set1_epi32(RTE_MBUF_F_RX_RSS_HASH); const __m128i rearm_flags = _mm_set1_epi32((uint32_t)t_pkt->ol_flags); - ol_flags_mask = _mm_or_si128(ol_flags_mask, hash_flags); ol_flags = _mm_or_si128(ol_flags, _mm_andnot_si128(ol_flags_mask, rearm_flags)); elts[pos]->ol_flags = @@ -326,10 +326,10 @@ rxq_cq_decompress_v(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cq, _mm_extract_epi32(ol_flags, 2); elts[pos + 3]->ol_flags = _mm_extract_epi32(ol_flags, 3); - elts[pos]->hash.rss = 0; - elts[pos + 1]->hash.rss = 0; - elts[pos + 2]->hash.rss = 0; - elts[pos + 3]->hash.rss = 0; + elts[pos]->hash.rss = hash_rss; + elts[pos + 1]->hash.rss = hash_rss; + elts[pos + 2]->hash.rss = hash_rss; + elts[pos + 3]->hash.rss = hash_rss; } if (rxq->dynf_meta) { int32_t offs = rxq->flow_meta_offset; -- 2.43.5