From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3C5C3467CA; Fri, 23 May 2025 15:53:35 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 2CAA040E09; Fri, 23 May 2025 15:52:30 +0200 (CEST) Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) by mails.dpdk.org (Postfix) with ESMTP id 20A0240DD6 for ; Fri, 23 May 2025 15:52:27 +0200 (CEST) Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54NBl8SE006690 for ; Fri, 23 May 2025 06:52:26 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=pfpt0220; bh=S WXyt7xrNmCWGMvl+b857amZE/LN/I2lZ3RqOQ7VoB0=; b=Z4Zf+IXMwEhKlcwMh yuwohUx1kRiJq9ycE1Kcs6uaj1azgWe8qgC8qXiE/b6TU05M+yIRiBvJu/nvv5el QAeZZelrbRw+p/lyQSHOvq2eAAiylybWelpFV237nFSiIjFn/skR8pZqKqj42hZ+ fv5uj934R9ZwYm0YE7vOsNYGsZ/IvLtBvxqvwWoyfJlEseCUfFjeQJl2QYC56eHI B8CEs8UxK92xE01cEwF9mKYA61+uHRjlN3dufs0RfBfLZK9PalUbYgporIPu6Fqv QgY59TfrqrUNwSn4j8PAgs36MfQyPoM1+pS800mgJP8YKtBGd2kertph/+602lOC rxNcg== Received: from dc5-exch05.marvell.com ([199.233.59.128]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 46tdnksh52-7 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Fri, 23 May 2025 06:52:25 -0700 (PDT) Received: from DC5-EXCH05.marvell.com (10.69.176.209) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Fri, 23 May 2025 06:51:37 -0700 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server id 15.2.1544.4 via Frontend Transport; Fri, 23 May 2025 06:51:37 -0700 Received: from hyd1554.caveonetworks.com (unknown [10.29.56.32]) by maili.marvell.com (Postfix) with ESMTP id 1C2F03F7041; Fri, 23 May 2025 06:51:34 -0700 (PDT) From: Tejasree Kondoj To: Akhil Goyal CC: Vidya Sagar Velumuri , Anoob Joseph , Aakash Sasidharan , "Nithinsen Kaithakadan" , Rupesh Chiluka , Subject: [PATCH 07/40] crypto/cnxk: add probe for cn20k crypto device Date: Fri, 23 May 2025 19:20:38 +0530 Message-ID: <20250523135111.2178408-8-ktejasree@marvell.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250523135111.2178408-1-ktejasree@marvell.com> References: <20250523135111.2178408-1-ktejasree@marvell.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTIzMDEyMyBTYWx0ZWRfX0OPDqmN1Iugh /m7YXmrNUSjhb+RwWoHb/1gwSLI0ZJiLrN6wxAUqwwDZC1ZpXrzODspjxxigL05d8AmJQGLyx7E EUDJM3m8t4EguaFoys6FhIWxpjh/D808K3HvSIc51aQQke5ZvS7/bgbp+YL8pah589wbwuRIGyH tT3nSTvWit1Q3gIoDVX4BMLbwqIOQ4xuLZGGoLar3a0rCDiXWxiu8dWTiZzMBD4ObYhOGA4aD/j eMJdjG2jMqCyuofB5T6yrR2YRrI/P0oHlBb5WASWKFRXGjQ8D2qtk4tbxOI4EIqGCD1i/tEmimO n1ydib6Fn37tTrXzOLq8IqieRE3lgkO9MLWhoG84AlRgu41EBsy8+4x1GwPNKX8XZyd8sqqSRLe ZUDhfaPdgUFCPefheZIW4erguKK2WrK0/Msy77iX20bMLvdIA6h1pPMlR1cFys+x41XofKzM X-Authority-Analysis: v=2.4 cv=Hst2G1TS c=1 sm=1 tr=0 ts=68307d99 cx=c_pps a=rEv8fa4AjpPjGxpoe8rlIQ==:117 a=rEv8fa4AjpPjGxpoe8rlIQ==:17 a=dt9VzEwgFbYA:10 a=M5GUcnROAAAA:8 a=zkyjEOYy4g67kIsTIeYA:9 a=OBjm3rFKGHvpk9ecZwUJ:22 X-Proofpoint-GUID: g8PWmQBOq0vqMghXFKNQquzMHQOjnMyj X-Proofpoint-ORIG-GUID: g8PWmQBOq0vqMghXFKNQquzMHQOjnMyj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-23_04,2025-05-22_01,2025-03-28_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Vidya Sagar Velumuri Add probe for cn20k crypto device Signed-off-by: Vidya Sagar Velumuri --- drivers/crypto/cnxk/cn10k_cryptodev.c | 12 +- drivers/crypto/cnxk/cn20k_cryptodev.c | 152 ++++++++++++++++++++++++++ drivers/crypto/cnxk/cn20k_cryptodev.h | 13 +++ drivers/crypto/cnxk/meson.build | 1 + 4 files changed, 170 insertions(+), 8 deletions(-) create mode 100644 drivers/crypto/cnxk/cn20k_cryptodev.c create mode 100644 drivers/crypto/cnxk/cn20k_cryptodev.h diff --git a/drivers/crypto/cnxk/cn10k_cryptodev.c b/drivers/crypto/cnxk/cn10k_cryptodev.c index 70bef13cda..598def51a5 100644 --- a/drivers/crypto/cnxk/cn10k_cryptodev.c +++ b/drivers/crypto/cnxk/cn10k_cryptodev.c @@ -22,14 +22,10 @@ uint8_t cn10k_cryptodev_driver_id; static struct rte_pci_id pci_id_cpt_table[] = { - { - RTE_PCI_DEVICE(PCI_VENDOR_ID_CAVIUM, - PCI_DEVID_CN10K_RVU_CPT_VF) - }, - /* sentinel */ - { - .device_id = 0 - }, + CNXK_PCI_ID(PCI_SUBSYSTEM_DEVID_CN10KA, PCI_DEVID_CN10K_RVU_CPT_VF), + CNXK_PCI_ID(PCI_SUBSYSTEM_DEVID_CN10KAS, PCI_DEVID_CN10K_RVU_CPT_VF), + CNXK_PCI_ID(PCI_SUBSYSTEM_DEVID_CN10KB, PCI_DEVID_CN10K_RVU_CPT_VF), + {.vendor_id = 0}, }; static int diff --git a/drivers/crypto/cnxk/cn20k_cryptodev.c b/drivers/crypto/cnxk/cn20k_cryptodev.c new file mode 100644 index 0000000000..e52336c2b7 --- /dev/null +++ b/drivers/crypto/cnxk/cn20k_cryptodev.c @@ -0,0 +1,152 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright(C) 2025 Marvell. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include "cn20k_cryptodev.h" +#include "cnxk_cryptodev.h" +#include "cnxk_cryptodev_capabilities.h" +#include "cnxk_cryptodev_ops.h" +#include "cnxk_cryptodev_sec.h" + +#include "roc_api.h" + +uint8_t cn20k_cryptodev_driver_id; + +static struct rte_pci_id pci_id_cpt_table[] = { + CNXK_PCI_ID(PCI_SUBSYSTEM_DEVID_CN20KA, PCI_DEVID_CN20K_RVU_CPT_VF), + {.vendor_id = 0}, +}; + +static int +cn20k_cpt_pci_probe(struct rte_pci_driver *pci_drv __rte_unused, struct rte_pci_device *pci_dev) +{ + struct rte_cryptodev_pmd_init_params init_params = {.name = "", + .socket_id = rte_socket_id(), + .private_data_size = + sizeof(struct cnxk_cpt_vf)}; + char name[RTE_CRYPTODEV_NAME_MAX_LEN]; + struct rte_cryptodev *dev; + struct roc_cpt *roc_cpt; + struct cnxk_cpt_vf *vf; + int rc; + + rc = roc_plt_init(); + if (rc < 0) { + plt_err("Failed to initialize platform model"); + return rc; + } + + rte_pci_device_name(&pci_dev->addr, name, sizeof(name)); + + dev = rte_cryptodev_pmd_create(name, &pci_dev->device, &init_params); + if (dev == NULL) { + rc = -ENODEV; + goto exit; + } + + /* Get private data space allocated */ + vf = dev->data->dev_private; + + roc_cpt = &vf->cpt; + + if (rte_eal_process_type() == RTE_PROC_PRIMARY) { + roc_cpt->pci_dev = pci_dev; + + rc = cnxk_cpt_parse_devargs(dev->device->devargs, vf); + if (rc) { + plt_err("Failed to parse devargs rc=%d", rc); + goto pmd_destroy; + } + + rc = roc_cpt_dev_init(roc_cpt); + if (rc) { + plt_err("Failed to initialize roc cpt rc=%d", rc); + goto pmd_destroy; + } + + rc = cnxk_cpt_eng_grp_add(roc_cpt); + if (rc) { + plt_err("Failed to add engine group rc=%d", rc); + goto dev_fini; + } + + /* Create security context */ + rc = cnxk_crypto_sec_ctx_create(dev); + if (rc) + goto dev_fini; + } + + cnxk_cpt_caps_populate(vf); + + dev->feature_flags = cnxk_cpt_default_ff_get(); + + dev->qp_depth_used = cnxk_cpt_qp_depth_used; + + rte_cryptodev_pmd_probing_finish(dev); + + return 0; + +dev_fini: + if (rte_eal_process_type() == RTE_PROC_PRIMARY) + roc_cpt_dev_fini(roc_cpt); +pmd_destroy: + rte_cryptodev_pmd_destroy(dev); +exit: + plt_err("Could not create device (vendor_id: 0x%x device_id: 0x%x)", pci_dev->id.vendor_id, + pci_dev->id.device_id); + return rc; +} + +static int +cn20k_cpt_pci_remove(struct rte_pci_device *pci_dev) +{ + char name[RTE_CRYPTODEV_NAME_MAX_LEN]; + struct rte_cryptodev *dev; + struct cnxk_cpt_vf *vf; + int ret; + + if (pci_dev == NULL) + return -EINVAL; + + rte_pci_device_name(&pci_dev->addr, name, sizeof(name)); + + dev = rte_cryptodev_pmd_get_named_dev(name); + if (dev == NULL) + return -ENODEV; + + /* Destroy security context */ + cnxk_crypto_sec_ctx_destroy(dev); + + if (rte_eal_process_type() == RTE_PROC_PRIMARY) { + dev->dev_ops = NULL; + vf = dev->data->dev_private; + ret = roc_cpt_dev_fini(&vf->cpt); + if (ret) + return ret; + } + + return rte_cryptodev_pmd_destroy(dev); +} + +static struct rte_pci_driver cn20k_cryptodev_pmd = { + .id_table = pci_id_cpt_table, + .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_NEED_IOVA_AS_VA, + .probe = cn20k_cpt_pci_probe, + .remove = cn20k_cpt_pci_remove, +}; + +static struct cryptodev_driver cn20k_cryptodev_drv; + +RTE_PMD_REGISTER_PCI(CRYPTODEV_NAME_CN20K_PMD, cn20k_cryptodev_pmd); +RTE_PMD_REGISTER_PCI_TABLE(CRYPTODEV_NAME_CN20K_PMD, pci_id_cpt_table); +RTE_PMD_REGISTER_KMOD_DEP(CRYPTODEV_NAME_CN20K_PMD, "vfio-pci"); +RTE_PMD_REGISTER_CRYPTO_DRIVER(cn20k_cryptodev_drv, cn20k_cryptodev_pmd.driver, + cn20k_cryptodev_driver_id); diff --git a/drivers/crypto/cnxk/cn20k_cryptodev.h b/drivers/crypto/cnxk/cn20k_cryptodev.h new file mode 100644 index 0000000000..d8a84d5464 --- /dev/null +++ b/drivers/crypto/cnxk/cn20k_cryptodev.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright(C) 2025 Marvell. + */ + +#ifndef _CN20K_CRYPTODEV_H_ +#define _CN20K_CRYPTODEV_H_ + +/* Marvell OCTEON CN20K Crypto PMD device name */ +#define CRYPTODEV_NAME_CN20K_PMD crypto_cn20k + +extern uint8_t cn20k_cryptodev_driver_id; + +#endif /* _CN20K_CRYPTODEV_H_ */ diff --git a/drivers/crypto/cnxk/meson.build b/drivers/crypto/cnxk/meson.build index e9b67b4a14..886bb5c428 100644 --- a/drivers/crypto/cnxk/meson.build +++ b/drivers/crypto/cnxk/meson.build @@ -17,6 +17,7 @@ sources = files( 'cn10k_cryptodev_sec.c', 'cn10k_ipsec.c', 'cn10k_tls.c', + 'cn20k_cryptodev.c', 'cnxk_cryptodev.c', 'cnxk_cryptodev_capabilities.c', 'cnxk_cryptodev_devargs.c', -- 2.25.1