From: Tejasree Kondoj <ktejasree@marvell.com>
To: Akhil Goyal <gakhil@marvell.com>
Cc: Vidya Sagar Velumuri <vvelumuri@marvell.com>,
Anoob Joseph <anoobj@marvell.com>, <dev@dpdk.org>
Subject: [PATCH v2 19/25] crypto/cnxk: add TLS session destroy
Date: Tue, 3 Jun 2025 17:20:20 +0530 [thread overview]
Message-ID: <20250603115026.2664706-20-ktejasree@marvell.com> (raw)
In-Reply-To: <20250603115026.2664706-1-ktejasree@marvell.com>
From: Vidya Sagar Velumuri <vvelumuri@marvell.com>
Add TLS session destroy for cn20k
Signed-off-by: Vidya Sagar Velumuri <vvelumuri@marvell.com>
---
drivers/crypto/cnxk/cn20k_cryptodev_sec.c | 3 +
drivers/crypto/cnxk/cn20k_tls.c | 84 ++++++++++++++++++++++-
2 files changed, 85 insertions(+), 2 deletions(-)
diff --git a/drivers/crypto/cnxk/cn20k_cryptodev_sec.c b/drivers/crypto/cnxk/cn20k_cryptodev_sec.c
index e5158af595..ab676cc6cf 100644
--- a/drivers/crypto/cnxk/cn20k_cryptodev_sec.c
+++ b/drivers/crypto/cnxk/cn20k_cryptodev_sec.c
@@ -58,6 +58,9 @@ cn20k_sec_session_destroy(void *dev, struct rte_security_session *sec_sess)
if (cn20k_sec_sess->proto == RTE_SECURITY_PROTOCOL_IPSEC)
return cn20k_sec_ipsec_session_destroy(qp, cn20k_sec_sess);
+ if (cn20k_sec_sess->proto == RTE_SECURITY_PROTOCOL_TLS_RECORD)
+ return cn20k_sec_tls_session_destroy(qp, cn20k_sec_sess);
+
return -EINVAL;
}
diff --git a/drivers/crypto/cnxk/cn20k_tls.c b/drivers/crypto/cnxk/cn20k_tls.c
index 27d08c49fa..b6f444baf4 100644
--- a/drivers/crypto/cnxk/cn20k_tls.c
+++ b/drivers/crypto/cnxk/cn20k_tls.c
@@ -785,6 +785,36 @@ cn20k_tls_write_sa_create(struct roc_cpt *roc_cpt, struct roc_cpt_lf *lf,
return ret;
}
+static void
+tls_write_sa_init(struct roc_ie_ow_tls_write_sa *sa)
+{
+ size_t offset;
+
+ memset(sa, 0, sizeof(struct roc_ie_ow_tls_write_sa));
+
+ offset = offsetof(struct roc_ie_ow_tls_write_sa, tls_12.w26_rsvd7);
+ sa->w0.s.hw_ctx_off = offset / ROC_CTX_UNIT_8B;
+ sa->w0.s.ctx_push_size = sa->w0.s.hw_ctx_off;
+ sa->w0.s.ctx_size = ROC_IE_OW_TLS_CTX_ILEN;
+ sa->w0.s.ctx_hdr_size = ROC_IE_OW_TLS_CTX_HDR_SIZE;
+ sa->w0.s.aop_valid = 1;
+}
+
+static void
+tls_read_sa_init(struct roc_ie_ow_tls_read_sa *sa)
+{
+ size_t offset;
+
+ memset(sa, 0, sizeof(struct roc_ie_ow_tls_read_sa));
+
+ offset = offsetof(struct roc_ie_ow_tls_read_sa, tls_12.ctx);
+ sa->w0.s.hw_ctx_off = offset / ROC_CTX_UNIT_8B;
+ sa->w0.s.ctx_push_size = sa->w0.s.hw_ctx_off;
+ sa->w0.s.ctx_size = ROC_IE_OW_TLS_CTX_ILEN;
+ sa->w0.s.ctx_hdr_size = ROC_IE_OW_TLS_CTX_HDR_SIZE;
+ sa->w0.s.aop_valid = 1;
+}
+
int
cn20k_tls_record_session_update(struct cnxk_cpt_vf *vf, struct cnxk_cpt_qp *qp,
struct cn20k_sec_session *sess,
@@ -824,9 +854,59 @@ cn20k_tls_record_session_create(struct cnxk_cpt_vf *vf, struct cnxk_cpt_qp *qp,
int
cn20k_sec_tls_session_destroy(struct cnxk_cpt_qp *qp, struct cn20k_sec_session *sess)
{
+ struct cn20k_tls_record *tls;
+ struct roc_cpt_lf *lf;
+ void *sa_dptr = NULL;
+ int ret = -ENOMEM;
- RTE_SET_USED(qp);
- RTE_SET_USED(sess);
+ lf = &qp->lf;
+
+ tls = &sess->tls_rec;
+
+ /* Trigger CTX flush to write dirty data back to DRAM */
+ roc_cpt_lf_ctx_flush(lf, &tls->read_sa, false);
+
+ if (sess->tls_opt.is_write) {
+ sa_dptr = plt_zmalloc(sizeof(struct roc_ie_ow_tls_write_sa), 8);
+ if (sa_dptr != NULL) {
+ tls_write_sa_init(sa_dptr);
+
+ ret = roc_cpt_ctx_write(lf, sa_dptr, &tls->write_sa,
+ sizeof(struct roc_ie_ow_tls_write_sa));
+ plt_free(sa_dptr);
+ }
+ if (ret) {
+ /* MC write_ctx failed. Attempt reload of CTX */
+
+ /* Wait for 1 ms so that flush is complete */
+ rte_delay_ms(1);
+
+ rte_atomic_thread_fence(rte_memory_order_seq_cst);
+
+ /* Trigger CTX reload to fetch new data from DRAM */
+ roc_cpt_lf_ctx_reload(lf, &tls->write_sa);
+ }
+ } else {
+ sa_dptr = plt_zmalloc(sizeof(struct roc_ie_ow_tls_read_sa), 8);
+ if (sa_dptr != NULL) {
+ tls_read_sa_init(sa_dptr);
+
+ ret = roc_cpt_ctx_write(lf, sa_dptr, &tls->read_sa,
+ sizeof(struct roc_ie_ow_tls_read_sa));
+ plt_free(sa_dptr);
+ }
+ if (ret) {
+ /* MC write_ctx failed. Attempt reload of CTX */
+
+ /* Wait for 1 ms so that flush is complete */
+ rte_delay_ms(1);
+
+ rte_atomic_thread_fence(rte_memory_order_seq_cst);
+
+ /* Trigger CTX reload to fetch new data from DRAM */
+ roc_cpt_lf_ctx_reload(lf, &tls->read_sa);
+ }
+ }
return 0;
}
--
2.25.1
next prev parent reply other threads:[~2025-06-03 11:52 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-03 11:50 [PATCH v2 00/25] add CN20K support to cnxk crypto PMD Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 01/25] crypto/cnxk: probe cn20k device Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 02/25] crypto/cnxk: add cn20k ops skeleton Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 03/25] crypto/cnxk: add dev info get Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 04/25] crypto/cnxk: add cn20k datapath skeleton Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 05/25] crypto/cnxk: add cn20k lmtst routines Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 06/25] crypto/cnxk: add cn20k enqueue path Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 07/25] crypto/cnxk: add cn20k dequeue path Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 08/25] crypto/cnxk: move debug dumps to common Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 09/25] crypto/cnxk: add cn20k security skeletion Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 10/25] crypto/cnxk: add security session creation Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 11/25] crypto/cnxk: add security session destroy Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 12/25] crypto/cnxk: move code to common Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 13/25] crypto/cnxk: add IPsec session update Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 14/25] crypto/cnxk: add security datapath Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 15/25] crypto/cnxk: add Rx inject in security lookaside Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 16/25] crypto/cnxk: add TLS skeleton Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 17/25] crypto/cnxk: add TLS read session Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 18/25] crypto/cnxk: add TLS write session Tejasree Kondoj
2025-06-03 11:50 ` Tejasree Kondoj [this message]
2025-06-03 11:50 ` [PATCH v2 20/25] crypto/cnxk: add TLS datapath Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 21/25] crypto/cnxk: add TLS post process Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 22/25] crypto/cnxk: add TLS session update Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 23/25] crypto/cnxk: support raw API for cn20k Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 24/25] crypto/cnxk: add model check " Tejasree Kondoj
2025-06-03 11:50 ` [PATCH v2 25/25] doc: update cn20k CPT documentation Tejasree Kondoj
2025-06-03 14:25 ` [PATCH v2 00/25] add CN20K support to cnxk crypto PMD Akhil Goyal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250603115026.2664706-20-ktejasree@marvell.com \
--to=ktejasree@marvell.com \
--cc=anoobj@marvell.com \
--cc=dev@dpdk.org \
--cc=gakhil@marvell.com \
--cc=vvelumuri@marvell.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).