From: <skori@marvell.com>
To: Nithin Dabilpuram <ndabilpuram@marvell.com>,
Kiran Kumar K <kirankumark@marvell.com>,
Sunil Kumar Kori <skori@marvell.com>,
Satha Rao <skoteshwar@marvell.com>,
Harman Kalra <hkalra@marvell.com>
Cc: <dev@dpdk.org>
Subject: [PATCH 5/6] net/cnxk: report link type and status
Date: Thu, 5 Jun 2025 17:12:19 +0530 [thread overview]
Message-ID: <20250605114231.3036050-5-skori@marvell.com> (raw)
In-Reply-To: <20250605114231.3036050-1-skori@marvell.com>
From: Sunil Kumar Kori <skori@marvell.com>
Retrieves type of port i.e. twisted pair, fibre etc
from firmware and reports the same to user.
Signed-off-by: Nithin Dabilpuram <ndabilpuram@marvell.com>
Signed-off-by: Sunil Kumar Kori <skori@marvell.com>
---
drivers/net/cnxk/cnxk_ethdev.c | 19 +++++++++++++++++++
drivers/net/cnxk/cnxk_ethdev.h | 1 +
drivers/net/cnxk/cnxk_link.c | 10 +++++++---
3 files changed, 27 insertions(+), 3 deletions(-)
diff --git a/drivers/net/cnxk/cnxk_ethdev.c b/drivers/net/cnxk/cnxk_ethdev.c
index 34f391e755..d5df73cc91 100644
--- a/drivers/net/cnxk/cnxk_ethdev.c
+++ b/drivers/net/cnxk/cnxk_ethdev.c
@@ -62,6 +62,17 @@ static const uint32_t cnxk_mac_modes[CGX_MODE_MAX + 1] = {
[ETH_MODE_10G_QXGMII_BIT] = RTE_ETH_LINK_SPEED_10G,
};
+static const uint8_t cnxk_port_type[] = {
+ [CGX_PORT_TP] = RTE_ETH_LINK_TYPE_TP,
+ [CGX_PORT_AUI] = RTE_ETH_LINK_TYPE_AUI,
+ [CGX_PORT_MII] = RTE_ETH_LINK_TYPE_MII,
+ [CGX_PORT_FIBRE] = RTE_ETH_LINK_TYPE_FIBRE,
+ [CGX_PORT_BNC] = RTE_ETH_LINK_TYPE_BNC,
+ [CGX_PORT_DA] = RTE_ETH_LINK_TYPE_DA,
+ [CGX_PORT_NONE] = RTE_ETH_LINK_TYPE_NONE,
+ [CGX_PORT_OTHER] = RTE_ETH_LINK_TYPE_OTHER,
+};
+
cnxk_ethdev_rx_offload_cb_t cnxk_ethdev_rx_offload_cb;
#define CNXK_NIX_CQ_INL_CLAMP_MAX (64UL * 1024UL)
@@ -98,6 +109,7 @@ static inline uint32_t
nix_get_speed_capa(struct cnxk_eth_dev *dev)
{
struct roc_nix_mac_fwdata fwdata;
+ struct rte_eth_link link;
uint32_t speed_capa;
uint8_t mode;
int rc;
@@ -120,6 +132,12 @@ nix_get_speed_capa(struct cnxk_eth_dev *dev)
if (fwdata.supported_link_modes & BIT_ULL(mode))
speed_capa |= cnxk_mac_modes[mode];
}
+ dev->link_type = cnxk_port_type[(uint8_t)fwdata.port_type];
+
+ /* Set link type at init */
+ memset(&link, 0, sizeof(link));
+ link.link_type = dev->link_type;
+ rte_eth_linkstatus_set(dev->eth_dev, &link);
}
return speed_capa;
@@ -1784,6 +1802,7 @@ cnxk_nix_dev_stop(struct rte_eth_dev *eth_dev)
/* Bring down link status internally */
memset(&link, 0, sizeof(link));
+ link.link_type = dev->link_type;
rte_eth_linkstatus_set(eth_dev, &link);
return 0;
diff --git a/drivers/net/cnxk/cnxk_ethdev.h b/drivers/net/cnxk/cnxk_ethdev.h
index c11a3e6ce0..17734b806b 100644
--- a/drivers/net/cnxk/cnxk_ethdev.h
+++ b/drivers/net/cnxk/cnxk_ethdev.h
@@ -370,6 +370,7 @@ struct cnxk_eth_dev {
uint64_t rx_offload_capa;
uint64_t tx_offload_capa;
uint32_t speed_capa;
+ uint8_t link_type;
/* Configured Rx and Tx offloads */
uint64_t rx_offloads;
uint64_t tx_offloads;
diff --git a/drivers/net/cnxk/cnxk_link.c b/drivers/net/cnxk/cnxk_link.c
index 0bc56fbb8c..a074f6f65e 100644
--- a/drivers/net/cnxk/cnxk_link.c
+++ b/drivers/net/cnxk/cnxk_link.c
@@ -115,14 +115,16 @@ static void
nix_link_status_print(struct rte_eth_dev *eth_dev, struct rte_eth_link *link)
{
if (link && link->link_status)
- plt_info("Port %d: Link Up - speed %u Mbps - %s",
+ plt_info("Port %d: Link Up - speed %u Mbps - %s - %s",
(int)(eth_dev->data->port_id),
(uint32_t)link->link_speed,
link->link_duplex == RTE_ETH_LINK_FULL_DUPLEX
? "full-duplex"
- : "half-duplex");
+ : "half-duplex",
+ rte_eth_link_type_to_str(link->link_type));
else
- plt_info("Port %d: Link Down", (int)(eth_dev->data->port_id));
+ plt_info("Port %d: Link Down - %s", (int)(eth_dev->data->port_id),
+ rte_eth_link_type_to_str(link->link_type));
}
void
@@ -171,6 +173,7 @@ cnxk_eth_dev_link_status_cb(struct roc_nix *nix, struct roc_nix_link_info *link)
eth_link.link_speed = link->speed;
eth_link.link_autoneg = RTE_ETH_LINK_AUTONEG;
eth_link.link_duplex = link->full_duplex;
+ eth_link.link_type = dev->link_type;
/* Print link info */
nix_link_status_print(eth_dev, ð_link);
@@ -210,6 +213,7 @@ cnxk_nix_link_update(struct rte_eth_dev *eth_dev, int wait_to_complete)
link.link_autoneg = RTE_ETH_LINK_AUTONEG;
if (info.full_duplex)
link.link_duplex = info.full_duplex;
+ link.link_type = dev->link_type;
}
return rte_eth_linkstatus_set(eth_dev, &link);
--
2.43.0
next prev parent reply other threads:[~2025-06-05 11:43 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-05 11:42 [PATCH 1/6] common/cnxk: support link mode configuration skori
2025-06-05 11:42 ` [PATCH 2/6] common/cnxk: provide port type from fwdata skori
2025-06-05 11:42 ` [PATCH 3/6] net/cnxk: get speed capability from firmware skori
2025-06-05 11:42 ` [PATCH 4/6] net/cnxk: support link mode configuration skori
2025-06-05 11:42 ` skori [this message]
2025-06-05 11:42 ` [PATCH 6/6] net/cnxk: report link mode skori
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250605114231.3036050-5-skori@marvell.com \
--to=skori@marvell.com \
--cc=dev@dpdk.org \
--cc=hkalra@marvell.com \
--cc=kirankumark@marvell.com \
--cc=ndabilpuram@marvell.com \
--cc=skoteshwar@marvell.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).