From: Ciara Loftus <ciara.loftus@intel.com>
To: dev@dpdk.org
Cc: Ciara Loftus <ciara.loftus@intel.com>
Subject: [PATCH v2 1/5] net/intel: add AVX512DQ flag to AVX-512 checks
Date: Wed, 17 Sep 2025 09:17:27 +0000 [thread overview]
Message-ID: <20250917091731.3632520-2-ciara.loftus@intel.com> (raw)
In-Reply-To: <20250917091731.3632520-1-ciara.loftus@intel.com>
Add a check for the AVX512DQ cpu flag to the x86 vector capability
function. This flag is required by the idpf and cpfl drivers which will
soon use this function during their rx path selection process.
Signed-off-by: Ciara Loftus <ciara.loftus@intel.com>
---
drivers/net/intel/common/rx_vec_x86.h | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/net/intel/common/rx_vec_x86.h b/drivers/net/intel/common/rx_vec_x86.h
index 32dd5ce189..6a11b7f568 100644
--- a/drivers/net/intel/common/rx_vec_x86.h
+++ b/drivers/net/intel/common/rx_vec_x86.h
@@ -359,7 +359,8 @@ ci_get_x86_max_simd_bitwidth(void)
int simd = X86_MAX_SIMD_BITWIDTH;
if (simd >= 512 && rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) == 1 &&
- rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512BW) == 1)
+ rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512BW) == 1 &&
+ rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512DQ) == 1)
ret = RTE_VECT_SIMD_512;
else if (simd >= 256 && (rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX2) == 1))
ret = RTE_VECT_SIMD_256;
--
2.34.1
next prev parent reply other threads:[~2025-09-17 9:17 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-11 14:31 [PATCH 0/4] idpf and cpfl rx path selection simplification Ciara Loftus
2025-09-11 14:31 ` [PATCH 1/4] net/idpf: use the new common vector capability function Ciara Loftus
2025-09-11 14:35 ` Bruce Richardson
2025-09-11 14:31 ` [PATCH 2/4] net/idpf: use the common Rx path selection infrastructure Ciara Loftus
2025-09-11 16:21 ` Bruce Richardson
2025-09-11 14:31 ` [PATCH 3/4] net/cpfl: use the new common vector capability function Ciara Loftus
2025-09-11 14:31 ` [PATCH 4/4] net/cpfl: use the common Rx path selection infrastructure Ciara Loftus
2025-09-17 9:17 ` [PATCH v2 0/5] idpf and cpfl rx path selection simplification Ciara Loftus
2025-09-17 9:17 ` Ciara Loftus [this message]
2025-09-17 9:24 ` [PATCH v2 1/5] net/intel: add AVX512DQ flag to AVX-512 checks Bruce Richardson
2025-09-17 9:17 ` [PATCH v2 2/5] net/idpf: use the new common vector capability function Ciara Loftus
2025-09-17 9:17 ` [PATCH v2 3/5] net/idpf: use the common Rx path selection infrastructure Ciara Loftus
2025-09-17 9:17 ` [PATCH v2 4/5] net/cpfl: use the new common vector capability function Ciara Loftus
2025-09-17 9:17 ` [PATCH v2 5/5] net/cpfl: use the common Rx path selection infrastructure Ciara Loftus
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250917091731.3632520-2-ciara.loftus@intel.com \
--to=ciara.loftus@intel.com \
--cc=dev@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).