From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5BBEF489AC; Thu, 23 Oct 2025 07:38:04 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 1C64340395; Thu, 23 Oct 2025 07:37:56 +0200 (CEST) Received: from mx0a-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by mails.dpdk.org (Postfix) with ESMTP id C3F84400D6 for ; Thu, 23 Oct 2025 07:37:54 +0200 (CEST) Received: from pps.filterd (m0431384.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59N3hMmm029340 for ; Wed, 22 Oct 2025 22:37:54 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=pfpt0220; bh=f LamDJgO8XQFaGbkSwldvRC64ZZSBCEro/0buSkfVNE=; b=QTPAWN43PMalckJ73 d6654eEiR9jwmg/CHDPhdEPfcGo+Yege1hbNCwlfPtQIZ7AvvxAxJdqrQOq0SGat n5hUKMa01xqYC6NP7r/9zQ8b+YJOHtZz+Nb6D2YJ+na3/i15YKEsTiSAuFEIVOUF /hMKtJ1rYcSy28a+jE5sVCBAUJ4CZJLBMyCCGiDDFD9fppqPTbN4N4qw3tqLLbjI OLfiIPSuM9oM67C5r7NBfnbmxUKg/2cp8sb0MaMhrA7pnz50WJOm73vlfVXInjN+ 27g+J5I4GxyTwcUksmgva4GOuCKUGV3nqknod614snFbZB7zJ63gvoN0oQi9AUqj 3ksQQ== Received: from dc6wp-exch02.marvell.com ([4.21.29.225]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 49ycq485pg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Wed, 22 Oct 2025 22:37:46 -0700 (PDT) Received: from DC6WP-EXCH02.marvell.com (10.76.176.209) by DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.25; Wed, 22 Oct 2025 22:37:45 -0700 Received: from maili.marvell.com (10.69.176.80) by DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server id 15.2.1544.25 via Frontend Transport; Wed, 22 Oct 2025 22:37:45 -0700 Received: from cavium-3070-BM23.. (unknown [10.28.34.25]) by maili.marvell.com (Postfix) with ESMTP id 869A33F704C; Wed, 22 Oct 2025 22:37:43 -0700 (PDT) From: To: Nithin Dabilpuram , Kiran Kumar K , Sunil Kumar Kori , Satha Rao , Harman Kalra CC: Subject: [PATCH v4 5/6] net/cnxk: report link type and status Date: Thu, 23 Oct 2025 11:07:17 +0530 Message-ID: <20251023053728.4091023-5-skori@marvell.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251023053728.4091023-1-skori@marvell.com> References: <20250814081637.1905660-6-skori@marvell.com> <20251023053728.4091023-1-skori@marvell.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDIzMDAzMSBTYWx0ZWRfXzdpgvym1VUxR 668f4OturgvB+m2qbGHN4yXVk4cKLwNNmoxJBTTmTnd3Srz3WVlDgnDXrU0Uq1Lk1/jOdhMWkPb glJDML8rXpJp9ZttrmbZVRXGaHhIIXsv1ArZhsoYDgiTn6n/i+jp4LAbeG2bY9gBqQRHNDjuwU7 fV0YGKHnNQcO2CQ1Z8d51qI94iV6E4s/7xNjo1iuoy7LSHftc1F3Jt0xuPZ5TTLayVCxNGsSVkj /6YTE1cMLu/8YVwC2uTijifX2JLOtkbPZM3ms9Y959rp4DPrMDPJxzLdGchgPEYJyHigCCd2UZy EfiBtfAr4tnOobwn4e5jZH/0acz6ATV4hmNeUOUPmKavFUjjLno+ZKxeY+3ioCvt9Ref2cmRPuC mER11U4Qz+P9Z6+pQ1MnNLGBR07sQA== X-Authority-Analysis: v=2.4 cv=fI80HJae c=1 sm=1 tr=0 ts=68f9bf2a cx=c_pps a=gIfcoYsirJbf48DBMSPrZA==:117 a=gIfcoYsirJbf48DBMSPrZA==:17 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=M5GUcnROAAAA:8 a=Ax6jqZJi9XUBVAB8cagA:9 a=OBjm3rFKGHvpk9ecZwUJ:22 X-Proofpoint-GUID: k8iQhTZGyS1gM6jTuMGUvy3WIvKc4kBC X-Proofpoint-ORIG-GUID: k8iQhTZGyS1gM6jTuMGUvy3WIvKc4kBC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-22_08,2025-10-22_01,2025-03-28_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Sunil Kumar Kori Retrieves type of port i.e. twisted pair, fibre etc from firmware and reports the same to user. Signed-off-by: Nithin Dabilpuram Signed-off-by: Sunil Kumar Kori --- drivers/net/cnxk/cnxk_ethdev.c | 19 +++++++++++++++++++ drivers/net/cnxk/cnxk_ethdev.h | 1 + drivers/net/cnxk/cnxk_link.c | 10 +++++++--- 3 files changed, 27 insertions(+), 3 deletions(-) diff --git a/drivers/net/cnxk/cnxk_ethdev.c b/drivers/net/cnxk/cnxk_ethdev.c index aa120225ba..84608c8bcf 100644 --- a/drivers/net/cnxk/cnxk_ethdev.c +++ b/drivers/net/cnxk/cnxk_ethdev.c @@ -62,6 +62,17 @@ static const uint32_t cnxk_mac_modes[CGX_MODE_MAX + 1] = { [ETH_MODE_10G_QXGMII_BIT] = RTE_ETH_LINK_SPEED_10G, }; +static const uint8_t cnxk_port_type[] = { + [CGX_PORT_TP] = RTE_ETH_LINK_TYPE_TP, + [CGX_PORT_AUI] = RTE_ETH_LINK_TYPE_AUI, + [CGX_PORT_MII] = RTE_ETH_LINK_TYPE_MII, + [CGX_PORT_FIBRE] = RTE_ETH_LINK_TYPE_FIBER, + [CGX_PORT_BNC] = RTE_ETH_LINK_TYPE_BNC, + [CGX_PORT_DA] = RTE_ETH_LINK_TYPE_DA, + [CGX_PORT_NONE] = RTE_ETH_LINK_TYPE_NONE, + [CGX_PORT_OTHER] = RTE_ETH_LINK_TYPE_UNKNOWN, +}; + cnxk_ethdev_rx_offload_cb_t cnxk_ethdev_rx_offload_cb; #define CNXK_NIX_CQ_INL_CLAMP_MAX (64UL * 1024UL) @@ -98,6 +109,7 @@ static inline uint32_t nix_get_speed_capa(struct cnxk_eth_dev *dev) { struct roc_nix_mac_fwdata fwdata; + struct rte_eth_link link; uint32_t speed_capa; uint8_t mode; int rc; @@ -120,6 +132,12 @@ nix_get_speed_capa(struct cnxk_eth_dev *dev) if (fwdata.supported_link_modes & BIT_ULL(mode)) speed_capa |= cnxk_mac_modes[mode]; } + dev->link_type = cnxk_port_type[(uint8_t)fwdata.port_type]; + + /* Set link type at init */ + memset(&link, 0, sizeof(link)); + link.link_type = dev->link_type; + rte_eth_linkstatus_set(dev->eth_dev, &link); } return speed_capa; @@ -1787,6 +1805,7 @@ cnxk_nix_dev_stop(struct rte_eth_dev *eth_dev) /* Bring down link status internally */ memset(&link, 0, sizeof(link)); + link.link_type = dev->link_type; rte_eth_linkstatus_set(eth_dev, &link); return 0; diff --git a/drivers/net/cnxk/cnxk_ethdev.h b/drivers/net/cnxk/cnxk_ethdev.h index 75a6d2794d..3d0a587406 100644 --- a/drivers/net/cnxk/cnxk_ethdev.h +++ b/drivers/net/cnxk/cnxk_ethdev.h @@ -370,6 +370,7 @@ struct cnxk_eth_dev { uint64_t rx_offload_capa; uint64_t tx_offload_capa; uint32_t speed_capa; + uint8_t link_type; /* Configured Rx and Tx offloads */ uint64_t rx_offloads; uint64_t tx_offloads; diff --git a/drivers/net/cnxk/cnxk_link.c b/drivers/net/cnxk/cnxk_link.c index 0bc56fbb8c..a074f6f65e 100644 --- a/drivers/net/cnxk/cnxk_link.c +++ b/drivers/net/cnxk/cnxk_link.c @@ -115,14 +115,16 @@ static void nix_link_status_print(struct rte_eth_dev *eth_dev, struct rte_eth_link *link) { if (link && link->link_status) - plt_info("Port %d: Link Up - speed %u Mbps - %s", + plt_info("Port %d: Link Up - speed %u Mbps - %s - %s", (int)(eth_dev->data->port_id), (uint32_t)link->link_speed, link->link_duplex == RTE_ETH_LINK_FULL_DUPLEX ? "full-duplex" - : "half-duplex"); + : "half-duplex", + rte_eth_link_type_to_str(link->link_type)); else - plt_info("Port %d: Link Down", (int)(eth_dev->data->port_id)); + plt_info("Port %d: Link Down - %s", (int)(eth_dev->data->port_id), + rte_eth_link_type_to_str(link->link_type)); } void @@ -171,6 +173,7 @@ cnxk_eth_dev_link_status_cb(struct roc_nix *nix, struct roc_nix_link_info *link) eth_link.link_speed = link->speed; eth_link.link_autoneg = RTE_ETH_LINK_AUTONEG; eth_link.link_duplex = link->full_duplex; + eth_link.link_type = dev->link_type; /* Print link info */ nix_link_status_print(eth_dev, ð_link); @@ -210,6 +213,7 @@ cnxk_nix_link_update(struct rte_eth_dev *eth_dev, int wait_to_complete) link.link_autoneg = RTE_ETH_LINK_AUTONEG; if (info.full_duplex) link.link_duplex = info.full_duplex; + link.link_type = dev->link_type; } return rte_eth_linkstatus_set(eth_dev, &link); -- 2.43.0