From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id D0644A04B1; Wed, 26 Aug 2020 18:33:28 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 4A90F1BECF; Wed, 26 Aug 2020 18:33:28 +0200 (CEST) Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by dpdk.org (Postfix) with ESMTP id 8C80F58C4 for ; Wed, 26 Aug 2020 18:33:26 +0200 (CEST) IronPort-SDR: At1eiY/o88Vv+1yu9oEEHbAptQjEorXTpR1HfF6Y1W13hhpbhN06reOdhPLGfNv0tZQMTqFLTE W0V3lwyft0ZQ== X-IronPort-AV: E=McAfee;i="6000,8403,9725"; a="156326858" X-IronPort-AV: E=Sophos;i="5.76,356,1592895600"; d="scan'208";a="156326858" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Aug 2020 09:33:25 -0700 IronPort-SDR: S8JjN75+cn1Vg57kx1dBrWDGWp9oEwMTIAUtWCZJR0LxTcn1k7QQ75QUCQHnflZ+gHbDvN+xZ4 UgHiQDKtGQxQ== X-IronPort-AV: E=Sophos;i="5.76,356,1592895600"; d="scan'208";a="474837363" Received: from fyigit-mobl.ger.corp.intel.com (HELO [10.251.95.166]) ([10.251.95.166]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Aug 2020 09:33:23 -0700 To: Dharmik Thakkar Cc: dev@dpdk.org, nd@arm.com, Ed Czeck , Jerin Jacob Kollanukkaran , Bruce Richardson References: <20200520032023.2649-2-dharmik.thakkar@arm.com> <20200714215108.22437-1-dharmik.thakkar@arm.com> From: Ferruh Yigit Autocrypt: addr=ferruh.yigit@intel.com; prefer-encrypt=mutual; keydata= mQINBFXZCFABEADCujshBOAaqPZpwShdkzkyGpJ15lmxiSr3jVMqOtQS/sB3FYLT0/d3+bvy qbL9YnlbPyRvZfnP3pXiKwkRoR1RJwEo2BOf6hxdzTmLRtGtwWzI9MwrUPj6n/ldiD58VAGQ +iR1I/z9UBUN/ZMksElA2D7Jgg7vZ78iKwNnd+vLBD6I61kVrZ45Vjo3r+pPOByUBXOUlxp9 GWEKKIrJ4eogqkVNSixN16VYK7xR+5OUkBYUO+sE6etSxCr7BahMPKxH+XPlZZjKrxciaWQb +dElz3Ab4Opl+ZT/bK2huX+W+NJBEBVzjTkhjSTjcyRdxvS1gwWRuXqAml/sh+KQjPV1PPHF YK5LcqLkle+OKTCa82OvUb7cr+ALxATIZXQkgmn+zFT8UzSS3aiBBohg3BtbTIWy51jNlYdy ezUZ4UxKSsFuUTPt+JjHQBvF7WKbmNGS3fCid5Iag4tWOfZoqiCNzxApkVugltxoc6rG2TyX CmI2rP0mQ0GOsGXA3+3c1MCdQFzdIn/5tLBZyKy4F54UFo35eOX8/g7OaE+xrgY/4bZjpxC1 1pd66AAtKb3aNXpHvIfkVV6NYloo52H+FUE5ZDPNCGD0/btFGPWmWRmkPybzColTy7fmPaGz cBcEEqHK4T0aY4UJmE7Ylvg255Kz7s6wGZe6IR3N0cKNv++O7QARAQABtCVGZXJydWggWWln aXQgPGZlcnJ1aC55aWdpdEBpbnRlbC5jb20+iQJsBBMBCgBWAhsDAh4BAheABQsJCAcDBRUK CQgLBRYCAwEABQkKqZZ8FiEE0jZTh0IuwoTjmYHH+TPrQ98TYR8FAl6ha3sXGHZrczovL2tl eXMub3BlbnBncC5vcmcACgkQ+TPrQ98TYR8uLA//QwltuFliUWe60xwmu9sY38c1DXvX67wk UryQ1WijVdIoj4H8cf/s2KtyIBjc89R254KMEfJDao/LrXqJ69KyGKXFhFPlF3VmFLsN4XiT PSfxkx8s6kHVaB3O183p4xAqnnl/ql8nJ5ph9HuwdL8CyO5/7dC/MjZ/mc4NGq5O9zk3YRGO lvdZAp5HW9VKW4iynvy7rl3tKyEqaAE62MbGyfJDH3C/nV/4+mPc8Av5rRH2hV+DBQourwuC ci6noiDP6GCNQqTh1FHYvXaN4GPMHD9DX6LtT8Fc5mL/V9i9kEVikPohlI0WJqhE+vQHFzR2 1q5nznE+pweYsBi3LXIMYpmha9oJh03dJOdKAEhkfBr6n8BWkWQMMiwfdzg20JX0o7a/iF8H 4dshBs+dXdIKzPfJhMjHxLDFNPNH8zRQkB02JceY9ESEah3wAbzTwz+e/9qQ5OyDTQjKkVOo cxC2U7CqeNt0JZi0tmuzIWrfxjAUulVhBmnceqyMOzGpSCQIkvalb6+eXsC9V1DZ4zsHZ2Mx Hi+7pCksdraXUhKdg5bOVCt8XFmx1MX4AoV3GWy6mZ4eMMvJN2hjXcrreQgG25BdCdcxKgqp e9cMbCtF+RZax8U6LkAWueJJ1QXrav1Jk5SnG8/5xANQoBQKGz+yFiWcgEs9Tpxth15o2v59 gXK5Ag0EV9ZMvgEQAKc0Db17xNqtSwEvmfp4tkddwW9XA0tWWKtY4KUdd/jijYqc3fDD54ES YpV8QWj0xK4YM0dLxnDU2IYxjEshSB1TqAatVWz9WtBYvzalsyTqMKP3w34FciuL7orXP4Ai bPtrHuIXWQOBECcVZTTOdZYGAzaYzxiAONzF9eTiwIqe9/oaOjTwTLnOarHt16QApTYQSnxD UQljeNvKYt1lZE/gAUUxNLWsYyTT+22/vU0GDUahsJxs1+f1yEr+OGrFiEAmqrzpF0lCS3f/ 3HVTU6rS9cK3glVUeaTF4+1SK5ZNO35piVQCwphmxa+dwTG/DvvHYCtgOZorTJ+OHfvCnSVj sM4kcXGjJPy3JZmUtyL9UxEbYlrffGPQI3gLXIGD5AN5XdAXFCjjaID/KR1c9RHd7Oaw0Pdc q9UtMLgM1vdX8RlDuMGPrj5sQrRVbgYHfVU/TQCk1C9KhzOwg4Ap2T3tE1umY/DqrXQgsgH7 1PXFucVjOyHMYXXugLT8YQ0gcBPHy9mZqw5mgOI5lCl6d4uCcUT0l/OEtPG/rA1lxz8ctdFB VOQOxCvwRG2QCgcJ/UTn5vlivul+cThi6ERPvjqjblLncQtRg8izj2qgmwQkvfj+h7Ex88bI 8iWtu5+I3K3LmNz/UxHBSWEmUnkg4fJlRr7oItHsZ0ia6wWQ8lQnABEBAAGJAjwEGAEKACYC GwwWIQTSNlOHQi7ChOOZgcf5M+tD3xNhHwUCXqFrngUJCKxSYAAKCRD5M+tD3xNhH3YWD/9b cUiWaHJasX+OpiuZ1Li5GG3m9aw4lR/k2lET0UPRer2Jy1JsL+uqzdkxGvPqzFTBXgx/6Byz EMa2mt6R9BCyR286s3lxVS5Bgr5JGB3EkpPcoJT3A7QOYMV95jBiiJTy78Qdzi5LrIu4tW6H o0MWUjpjdbR01cnj6EagKrDx9kAsqQTfvz4ff5JIFyKSKEHQMaz1YGHyCWhsTwqONhs0G7V2 0taQS1bGiaWND0dIBJ/u0pU998XZhmMzn765H+/MqXsyDXwoHv1rcaX/kcZIcN3sLUVcbdxA WHXOktGTQemQfEpCNuf2jeeJlp8sHmAQmV3dLS1R49h0q7hH4qOPEIvXjQebJGs5W7s2vxbA 5u5nLujmMkkfg1XHsds0u7Zdp2n200VC4GQf8vsUp6CSMgjedHeF9zKv1W4lYXpHp576ZV7T GgsEsvveAE1xvHnpV9d7ZehPuZfYlP4qgo2iutA1c0AXZLn5LPcDBgZ+KQZTzm05RU1gkx7n gL9CdTzVrYFy7Y5R+TrE9HFUnsaXaGsJwOB/emByGPQEKrupz8CZFi9pkqPuAPwjN6Wonokv ChAewHXPUadcJmCTj78Oeg9uXR6yjpxyFjx3vdijQIYgi5TEGpeTQBymLANOYxYWYOjXk+ae dYuOYKR9nbPv+2zK9pwwQ2NXbUBystaGyQ== Message-ID: <3092c394-29e2-df76-6b99-01022875cde6@intel.com> Date: Wed, 26 Aug 2020 17:33:20 +0100 MIME-Version: 1.0 In-Reply-To: <20200714215108.22437-1-dharmik.thakkar@arm.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Subject: Re: [dpdk-dev] [PATCH 0/6] app/testpmd: add runtime config X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" On 7/14/2020 10:51 PM, Dharmik Thakkar wrote: > Meson build system lacks support for > CONFIG_RTE_TEST_PMD_RECORD_CORE_CYCLES and > CONFIG_RTE_TEST_PMD_RECORD_BURST_STATS configuration options. > > One solution is to add these options within meson_options.txt > > Since adding these as runtime config causes no performance impact, Hi Dharmik, These are on the datapath, and even disable there will be additional checks, isn't it expected to have some impact? Did you do any measurements for it? > it makes sense to enable these as runtime config alongside other > available runtime options within testpmd. If there is performance impact, another option can be still using the compile time config with meson. As Jerin suggested previously, or Ed is doing in his patch right now, something like: #ifdef RTE_TEST_PMD_RECORD_CORE_CYCLES const int record_core_cycles = 1; #else const int record_core_cycles = 0; #endif static inline void get_start_cycles(uint64_t *start_tsc) { if (record_core_cycles) *start_tsc = rte_rdtsc(); } When meson compiled by default, compiler will optimize out the code during compile time. To enable it, can provide the config option with CFLAGS, CFLAGS="-DRTE_TEST_PMD_RECORD_CORE_CYCLES" meson build > > Dharmik Thakkar (5): > app/testpmd: add record-core-cycles runtime config > doc: add record-core-cycles to testpmd funcs doc > app/testpmd: add record-burst-stats runtime config > doc: add record-burst-stats to testpmd funcs doc > app/testpmd: enable empty polls in 5tswap > > Phil Yang (1): > app/testpmd: enable burst stats for noisy vnf mode > > app/test-pmd/5tswap.c | 25 ++---- > app/test-pmd/cmdline.c | 92 +++++++++++++++++++++ > app/test-pmd/config.c | 12 +++ > app/test-pmd/csumonly.c | 24 ++---- > app/test-pmd/flowgen.c | 21 ++--- > app/test-pmd/icmpecho.c | 24 ++---- > app/test-pmd/iofwd.c | 26 ++---- > app/test-pmd/macfwd.c | 25 ++---- > app/test-pmd/macswap.c | 24 ++---- > app/test-pmd/noisy_vnf.c | 4 + > app/test-pmd/parameters.c | 11 ++- > app/test-pmd/rxonly.c | 19 +---- > app/test-pmd/testpmd.c | 77 ++++++++--------- > app/test-pmd/testpmd.h | 38 +++++++-- > app/test-pmd/txonly.c | 20 +---- > doc/guides/testpmd_app_ug/run_app.rst | 8 ++ > doc/guides/testpmd_app_ug/testpmd_funcs.rst | 30 +++++++ > 17 files changed, 272 insertions(+), 208 deletions(-) >