From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <cunming.liang@intel.com>
Received: from mga09.intel.com (mga09.intel.com [134.134.136.24])
 by dpdk.org (Postfix) with ESMTP id 4C3B9C3CA
 for <dev@dpdk.org>; Mon, 11 May 2015 07:05:37 +0200 (CEST)
Received: from orsmga002.jf.intel.com ([10.7.209.21])
 by orsmga102.jf.intel.com with ESMTP; 10 May 2015 22:05:36 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.13,404,1427785200"; d="scan'208";a="727027735"
Received: from shwdeisgchi017.ccr.corp.intel.com (HELO [10.239.66.47])
 ([10.239.66.47])
 by orsmga002.jf.intel.com with ESMTP; 10 May 2015 22:05:37 -0700
Message-ID: <5550389E.9060008@intel.com>
Date: Mon, 11 May 2015 13:05:34 +0800
From: "Liang, Cunming" <cunming.liang@intel.com>
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64;
 rv:31.0) Gecko/20100101 Thunderbird/31.5.0
MIME-Version: 1.0
To: Stephen Hemminger <shemming@brocade.com>
References: <1425012976-10173-1-git-send-email-cunming.liang@intel.com>
 <1430804386-28949-1-git-send-email-cunming.liang@intel.com>
 <1430804386-28949-10-git-send-email-cunming.liang@intel.com>
 <20150505161643.222cfec9@urahara>
In-Reply-To: <20150505161643.222cfec9@urahara>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Cc: dev@dpdk.org
Subject: Re: [dpdk-dev] [PATCH v7 09/10] igb: enable rx queue interrupts for
 PF
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Mon, 11 May 2015 05:05:37 -0000



On 5/6/2015 7:16 AM, Stephen Hemminger wrote:
> On Tue,  5 May 2015 13:39:45 +0800
> Cunming Liang <cunming.liang@intel.com> wrote:
>
>> The patch does below for igb PF:
>> - Setup NIC to generate MSI-X interrupts
>> - Set the IVAR register to map interrupt causes to vectors
>> - Implement interrupt enable/disable functions
>>
>> Signed-off-by: Danny Zhou <danny.zhou@intel.com>
>> Signed-off-by: Cunming Liang <cunming.liang@intel.com>
> What about E1000?
>
> This only usable if it works on all devices.
[LCM] Agree with you, will send separate patch for e1000 after the patch 
series close.